OVERLAY MARK, MANUFACTURING METHOD USING THE SAME, AND SEMICONDUCTOR DEVICE USING THE SAME
Provided is an overlay mark. The overlay mark comprises a substrate, a lower overlay in the substrate, a pattern layer on the substrate, and an upper overlay defining an opening on the pattern layer. The lower overlay does not overlap the upper overlay in a thickness direction of the substrate.
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!