WIDE BANDGAP TRANSISTOR LAYOUT WITH STAGGERED GATE ELECTRODE FINGERS
A transistor comprising a first drain region, a first source region disposed on a first side of the first drain region, a first active region defined between the first drain region and the first source region, a second source region disposed on a second side of the first drain region opposite the fi...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A transistor comprising a first drain region, a first source region disposed on a first side of the first drain region, a first active region defined between the first drain region and the first source region, a second source region disposed on a second side of the first drain region opposite the first side and displaced in a widthwise direction from the first source region, a second active region defined between the first drain region and the second source region, a first gate electrode finger disposed over the first active region, and a second gate electrode finger disposed over the second active region. |
---|