MEMORY CONTROLLER, MEMORY CONTROLLER CONTROL METHOD, AND MEMORY SYSTEM

According to one embodiment, a memory controller includes a compression unit that compresses two or more determination voltage values for threshold voltages of a memory cell to a vector quantity, the memory cell being capable of storing three or more data values. The memory controller further includ...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KOMATSU, Yuki, SHIMADA, Katsuyuki
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:According to one embodiment, a memory controller includes a compression unit that compresses two or more determination voltage values for threshold voltages of a memory cell to a vector quantity, the memory cell being capable of storing three or more data values. The memory controller further includes a storing unit that stores the vector quantity into a memory region. The memory controller further includes a decompression unit that decompresses the stored vector quantity to provide the determination voltage values.