MULTILAYER ELECTRONIC SUBSTRATE

There is provided a multilayer electronic substrate that is reduced in size and thickness while reducing stress applied to a connector. The multilayer electronic substrate includes: a first substrate; a second substrate placed on the first substrate such that surfaces of the first and second substra...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HIRANO, KEIICHI, SHIROTA, KANAHIRO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:There is provided a multilayer electronic substrate that is reduced in size and thickness while reducing stress applied to a connector. The multilayer electronic substrate includes: a first substrate; a second substrate placed on the first substrate such that surfaces of the first and second substrates face each other; a first connector mounted on the surface of the first substrate and electrically connected to a first wire of the first substrate; a second connector mounted on the surface of the second substrate and electrically connected to a first wire of the second substrate, the second connector being directly connected to the first connector; and a wiring member having flexibility, the wiring member having one end electrically connected to a second wire of the first substrate and another end electrically connected to a second wire of the second substrate, to electrically connect the second wire of the first substrate and the second wire of the second substrate.