Interface between Cryogenic Computational Hardware and Room Temperature Computational Hardware
An interface between cryogenic computational hardware and room temperature computational hardware includes a plurality of discrete stages, including a first stage at room temperature and a last stage at a cryogenic temperature. Each successive stage is configured for operation at a corresponding ref...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | An interface between cryogenic computational hardware and room temperature computational hardware includes a plurality of discrete stages, including a first stage at room temperature and a last stage at a cryogenic temperature. Each successive stage is configured for operation at a corresponding refrigeration temperature that is lower than the refrigeration temperature of each preceding stage and includes a set of planar transmission lines. The transmission lines of any given stage other than the first stage are proximally coupled to and contiguous with the transmission lines of an immediately preceding stage. The transmission lines of the first stage are proximally coupled to the room temperature computational hardware, and the transmission lines of the last stage are proximally coupled to the cryogenic computational hardware. Each stage has shielding configured to block electromagnetic radiation external to such stage. |
---|