MACROCHIP WITH INTERCONNECT STACK FOR POWER DELIVERY AND SIGNAL ROUTING
A device may include a host substrate with two or more circuit regions, one or more first stacks electrically connected to the circuit regions, and one or more second stacks providing electrical connections between the circuit regions. At least some of the second stacks may include an insulator wafe...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Dungan, Thomas |
| description | A device may include a host substrate with two or more circuit regions, one or more first stacks electrically connected to the circuit regions, and one or more second stacks providing electrical connections between the circuit regions. At least some of the second stacks may include an insulator wafer bonded to a die, where the die is bonded to at least one of the circuit regions. At least one of the second stacks may include a power distribution pathway to provide the electrical power to at least one of the circuit regions, which may include includes electrically-conductive vias through the insulator wafer and the die or capacitors in the die. Further, the die of at least one of the one or more second stacks may include electrical pathways to provide electrical connections between at least two of the two or more circuit regions. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023352415A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023352415A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023352415A13</originalsourceid><addsrcrecordid>eNrjZHD3dXQO8nf28AxQCPcM8VDw9AtxDXL29_NzdQ5RCA5xdPZWcPMPUgjwD3cNUnBx9fEMcw2KVHD0c1EI9nT3c_RRCPIPDfH0c-dhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRsbGpkYmhqaOhsbEqQIAnoktnQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MACROCHIP WITH INTERCONNECT STACK FOR POWER DELIVERY AND SIGNAL ROUTING</title><source>esp@cenet</source><creator>Dungan, Thomas</creator><creatorcontrib>Dungan, Thomas</creatorcontrib><description>A device may include a host substrate with two or more circuit regions, one or more first stacks electrically connected to the circuit regions, and one or more second stacks providing electrical connections between the circuit regions. At least some of the second stacks may include an insulator wafer bonded to a die, where the die is bonded to at least one of the circuit regions. At least one of the second stacks may include a power distribution pathway to provide the electrical power to at least one of the circuit regions, which may include includes electrically-conductive vias through the insulator wafer and the die or capacitors in the die. Further, the die of at least one of the one or more second stacks may include electrical pathways to provide electrical connections between at least two of the two or more circuit regions.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231102&DB=EPODOC&CC=US&NR=2023352415A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231102&DB=EPODOC&CC=US&NR=2023352415A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Dungan, Thomas</creatorcontrib><title>MACROCHIP WITH INTERCONNECT STACK FOR POWER DELIVERY AND SIGNAL ROUTING</title><description>A device may include a host substrate with two or more circuit regions, one or more first stacks electrically connected to the circuit regions, and one or more second stacks providing electrical connections between the circuit regions. At least some of the second stacks may include an insulator wafer bonded to a die, where the die is bonded to at least one of the circuit regions. At least one of the second stacks may include a power distribution pathway to provide the electrical power to at least one of the circuit regions, which may include includes electrically-conductive vias through the insulator wafer and the die or capacitors in the die. Further, the die of at least one of the one or more second stacks may include electrical pathways to provide electrical connections between at least two of the two or more circuit regions.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHD3dXQO8nf28AxQCPcM8VDw9AtxDXL29_NzdQ5RCA5xdPZWcPMPUgjwD3cNUnBx9fEMcw2KVHD0c1EI9nT3c_RRCPIPDfH0c-dhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRsbGpkYmhqaOhsbEqQIAnoktnQ</recordid><startdate>20231102</startdate><enddate>20231102</enddate><creator>Dungan, Thomas</creator><scope>EVB</scope></search><sort><creationdate>20231102</creationdate><title>MACROCHIP WITH INTERCONNECT STACK FOR POWER DELIVERY AND SIGNAL ROUTING</title><author>Dungan, Thomas</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023352415A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Dungan, Thomas</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Dungan, Thomas</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MACROCHIP WITH INTERCONNECT STACK FOR POWER DELIVERY AND SIGNAL ROUTING</title><date>2023-11-02</date><risdate>2023</risdate><abstract>A device may include a host substrate with two or more circuit regions, one or more first stacks electrically connected to the circuit regions, and one or more second stacks providing electrical connections between the circuit regions. At least some of the second stacks may include an insulator wafer bonded to a die, where the die is bonded to at least one of the circuit regions. At least one of the second stacks may include a power distribution pathway to provide the electrical power to at least one of the circuit regions, which may include includes electrically-conductive vias through the insulator wafer and the die or capacitors in the die. Further, the die of at least one of the one or more second stacks may include electrical pathways to provide electrical connections between at least two of the two or more circuit regions.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2023352415A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | MACROCHIP WITH INTERCONNECT STACK FOR POWER DELIVERY AND SIGNAL ROUTING |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T14%3A34%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Dungan,%20Thomas&rft.date=2023-11-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023352415A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |