INTEGRATED CIRCUIT WITH OFF-STATE DIAGNOSIS FOR DRIVER CHANNELS
An integrated circuit includes a plurality of power transistor driver channels for driving external loads. The driver channels can be selectively configured as high side or low side driver channels. The integrated circuit includes, for each driver channel, a respective analog test circuit and a resp...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | ANNOVAZZI, Marzia MAGGIO, Lucia BAGNATI, Gaudenzia ALAGNA, Diego |
description | An integrated circuit includes a plurality of power transistor driver channels for driving external loads. The driver channels can be selectively configured as high side or low side driver channels. The integrated circuit includes, for each driver channel, a respective analog test circuit and a respective controller. The integrated circuit includes a single counter connected to each of the controllers for simultaneously controlling off-state diagnosis timing windows for the driver channels. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023266381A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023266381A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023266381A13</originalsourceid><addsrcrecordid>eNrjZLD39AtxdQ9yDHF1UXD2DHIO9QxRCPcM8VDwd3PTDQ4Biiu4eDq6-_kHewYruPkHKbgEeYa5Bik4ezj6-bn6BPMwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUkvjQYCMDI2MjMzNjC0NHQ2PiVAEAMP4rWw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INTEGRATED CIRCUIT WITH OFF-STATE DIAGNOSIS FOR DRIVER CHANNELS</title><source>esp@cenet</source><creator>ANNOVAZZI, Marzia ; MAGGIO, Lucia ; BAGNATI, Gaudenzia ; ALAGNA, Diego</creator><creatorcontrib>ANNOVAZZI, Marzia ; MAGGIO, Lucia ; BAGNATI, Gaudenzia ; ALAGNA, Diego</creatorcontrib><description>An integrated circuit includes a plurality of power transistor driver channels for driving external loads. The driver channels can be selectively configured as high side or low side driver channels. The integrated circuit includes, for each driver channel, a respective analog test circuit and a respective controller. The integrated circuit includes a single counter connected to each of the controllers for simultaneously controlling off-state diagnosis timing windows for the driver channels.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; PULSE TECHNIQUE ; TESTING</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230824&DB=EPODOC&CC=US&NR=2023266381A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230824&DB=EPODOC&CC=US&NR=2023266381A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ANNOVAZZI, Marzia</creatorcontrib><creatorcontrib>MAGGIO, Lucia</creatorcontrib><creatorcontrib>BAGNATI, Gaudenzia</creatorcontrib><creatorcontrib>ALAGNA, Diego</creatorcontrib><title>INTEGRATED CIRCUIT WITH OFF-STATE DIAGNOSIS FOR DRIVER CHANNELS</title><description>An integrated circuit includes a plurality of power transistor driver channels for driving external loads. The driver channels can be selectively configured as high side or low side driver channels. The integrated circuit includes, for each driver channel, a respective analog test circuit and a respective controller. The integrated circuit includes a single counter connected to each of the controllers for simultaneously controlling off-state diagnosis timing windows for the driver channels.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>PULSE TECHNIQUE</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD39AtxdQ9yDHF1UXD2DHIO9QxRCPcM8VDwd3PTDQ4Biiu4eDq6-_kHewYruPkHKbgEeYa5Bik4ezj6-bn6BPMwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUkvjQYCMDI2MjMzNjC0NHQ2PiVAEAMP4rWw</recordid><startdate>20230824</startdate><enddate>20230824</enddate><creator>ANNOVAZZI, Marzia</creator><creator>MAGGIO, Lucia</creator><creator>BAGNATI, Gaudenzia</creator><creator>ALAGNA, Diego</creator><scope>EVB</scope></search><sort><creationdate>20230824</creationdate><title>INTEGRATED CIRCUIT WITH OFF-STATE DIAGNOSIS FOR DRIVER CHANNELS</title><author>ANNOVAZZI, Marzia ; MAGGIO, Lucia ; BAGNATI, Gaudenzia ; ALAGNA, Diego</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023266381A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>PULSE TECHNIQUE</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>ANNOVAZZI, Marzia</creatorcontrib><creatorcontrib>MAGGIO, Lucia</creatorcontrib><creatorcontrib>BAGNATI, Gaudenzia</creatorcontrib><creatorcontrib>ALAGNA, Diego</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ANNOVAZZI, Marzia</au><au>MAGGIO, Lucia</au><au>BAGNATI, Gaudenzia</au><au>ALAGNA, Diego</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INTEGRATED CIRCUIT WITH OFF-STATE DIAGNOSIS FOR DRIVER CHANNELS</title><date>2023-08-24</date><risdate>2023</risdate><abstract>An integrated circuit includes a plurality of power transistor driver channels for driving external loads. The driver channels can be selectively configured as high side or low side driver channels. The integrated circuit includes, for each driver channel, a respective analog test circuit and a respective controller. The integrated circuit includes a single counter connected to each of the controllers for simultaneously controlling off-state diagnosis timing windows for the driver channels.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2023266381A1 |
source | esp@cenet |
subjects | BASIC ELECTRONIC CIRCUITRY ELECTRICITY MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS PULSE TECHNIQUE TESTING |
title | INTEGRATED CIRCUIT WITH OFF-STATE DIAGNOSIS FOR DRIVER CHANNELS |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T18%3A11%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ANNOVAZZI,%20Marzia&rft.date=2023-08-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023266381A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |