GATE ALL AROUND BACKSIDE POWER RAIL WITH DIFFUSION BREAK

Semiconductor devices and methods of manufacturing the same are described. The method includes forming a diffusion break opening on the backside and filling with a diffusion break material to serve as a planarization stop. In some embodiments, a single diffusion break opening is formed. In other emb...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Yeoh, Andrew, Pranatharthiharan, Balasubramanian, Bazizi, El Mehdi, Pal, Ashish, Colombeau, Benjamin
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Yeoh, Andrew
Pranatharthiharan, Balasubramanian
Bazizi, El Mehdi
Pal, Ashish
Colombeau, Benjamin
description Semiconductor devices and methods of manufacturing the same are described. The method includes forming a diffusion break opening on the backside and filling with a diffusion break material to serve as a planarization stop. In some embodiments, a single diffusion break opening is formed. In other embodiments, a mixed diffusion break opening is formed.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023260909A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023260909A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023260909A13</originalsourceid><addsrcrecordid>eNrjZLBwdwxxVXD08VFwDPIP9XNRcHJ09g72dHFVCPAPdw1SCHL09FEI9wzxUHDxdHMLDfb091NwCnJ19OZhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRsZGZgaWBpaOhsbEqQIA1ZEpCw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>GATE ALL AROUND BACKSIDE POWER RAIL WITH DIFFUSION BREAK</title><source>esp@cenet</source><creator>Yeoh, Andrew ; Pranatharthiharan, Balasubramanian ; Bazizi, El Mehdi ; Pal, Ashish ; Colombeau, Benjamin</creator><creatorcontrib>Yeoh, Andrew ; Pranatharthiharan, Balasubramanian ; Bazizi, El Mehdi ; Pal, Ashish ; Colombeau, Benjamin</creatorcontrib><description>Semiconductor devices and methods of manufacturing the same are described. The method includes forming a diffusion break opening on the backside and filling with a diffusion break material to serve as a planarization stop. In some embodiments, a single diffusion break opening is formed. In other embodiments, a mixed diffusion break opening is formed.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230817&amp;DB=EPODOC&amp;CC=US&amp;NR=2023260909A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230817&amp;DB=EPODOC&amp;CC=US&amp;NR=2023260909A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Yeoh, Andrew</creatorcontrib><creatorcontrib>Pranatharthiharan, Balasubramanian</creatorcontrib><creatorcontrib>Bazizi, El Mehdi</creatorcontrib><creatorcontrib>Pal, Ashish</creatorcontrib><creatorcontrib>Colombeau, Benjamin</creatorcontrib><title>GATE ALL AROUND BACKSIDE POWER RAIL WITH DIFFUSION BREAK</title><description>Semiconductor devices and methods of manufacturing the same are described. The method includes forming a diffusion break opening on the backside and filling with a diffusion break material to serve as a planarization stop. In some embodiments, a single diffusion break opening is formed. In other embodiments, a mixed diffusion break opening is formed.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLBwdwxxVXD08VFwDPIP9XNRcHJ09g72dHFVCPAPdw1SCHL09FEI9wzxUHDxdHMLDfb091NwCnJ19OZhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRsZGZgaWBpaOhsbEqQIA1ZEpCw</recordid><startdate>20230817</startdate><enddate>20230817</enddate><creator>Yeoh, Andrew</creator><creator>Pranatharthiharan, Balasubramanian</creator><creator>Bazizi, El Mehdi</creator><creator>Pal, Ashish</creator><creator>Colombeau, Benjamin</creator><scope>EVB</scope></search><sort><creationdate>20230817</creationdate><title>GATE ALL AROUND BACKSIDE POWER RAIL WITH DIFFUSION BREAK</title><author>Yeoh, Andrew ; Pranatharthiharan, Balasubramanian ; Bazizi, El Mehdi ; Pal, Ashish ; Colombeau, Benjamin</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023260909A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Yeoh, Andrew</creatorcontrib><creatorcontrib>Pranatharthiharan, Balasubramanian</creatorcontrib><creatorcontrib>Bazizi, El Mehdi</creatorcontrib><creatorcontrib>Pal, Ashish</creatorcontrib><creatorcontrib>Colombeau, Benjamin</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Yeoh, Andrew</au><au>Pranatharthiharan, Balasubramanian</au><au>Bazizi, El Mehdi</au><au>Pal, Ashish</au><au>Colombeau, Benjamin</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>GATE ALL AROUND BACKSIDE POWER RAIL WITH DIFFUSION BREAK</title><date>2023-08-17</date><risdate>2023</risdate><abstract>Semiconductor devices and methods of manufacturing the same are described. The method includes forming a diffusion break opening on the backside and filling with a diffusion break material to serve as a planarization stop. In some embodiments, a single diffusion break opening is formed. In other embodiments, a mixed diffusion break opening is formed.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2023260909A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title GATE ALL AROUND BACKSIDE POWER RAIL WITH DIFFUSION BREAK
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T05%3A36%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Yeoh,%20Andrew&rft.date=2023-08-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023260909A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true