EXCLUSION RING WITH FLOW PATHS FOR EXHAUSTING WAFER EDGE GAS
An exclusion ring for semiconductor wafer processing includes an outer circumferential segment having a first thickness and an inner circumferential segment having a second thickness, with the first thickness being greater than the second thickness. The top surface of an inner circumferential segmen...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Lenz, Eric H Gulabal, Vinayakaraddy Vellanki, Ravi |
| description | An exclusion ring for semiconductor wafer processing includes an outer circumferential segment having a first thickness and an inner circumferential segment having a second thickness, with the first thickness being greater than the second thickness. The top surface of an inner circumferential segment and the top surface of the outer circumferential segment define a common top surface for the exclusion ring. A plurality of flow paths is formed within the outer circumferential segment, with each of the flow paths extending radially through the plurality of flow paths provides for exhaust of a wafer edge gas from the pocket where a wafer has an edge thereof disposed below part of the inner circumferential portion. The exhausting of the wafer edge gas from the pocket prevents up-and-down movement of the exclusion ring when bowed wafers are processed. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023040885A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023040885A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023040885A13</originalsourceid><addsrcrecordid>eNrjZLBxjXD2CQ329PdTCPL0c1cI9wzxUHDz8Q9XCHAM8QhWcPMPUnCN8HAMDQ4BSzu6uQIFXNxdFdwdg3kYWNMSc4pTeaE0N4Oym2uIs4duakF-fGpxQWJyal5qSXxosJGBkbGBiYGFhamjoTFxqgCmIiph</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>EXCLUSION RING WITH FLOW PATHS FOR EXHAUSTING WAFER EDGE GAS</title><source>esp@cenet</source><creator>Lenz, Eric H ; Gulabal, Vinayakaraddy ; Vellanki, Ravi</creator><creatorcontrib>Lenz, Eric H ; Gulabal, Vinayakaraddy ; Vellanki, Ravi</creatorcontrib><description>An exclusion ring for semiconductor wafer processing includes an outer circumferential segment having a first thickness and an inner circumferential segment having a second thickness, with the first thickness being greater than the second thickness. The top surface of an inner circumferential segment and the top surface of the outer circumferential segment define a common top surface for the exclusion ring. A plurality of flow paths is formed within the outer circumferential segment, with each of the flow paths extending radially through the plurality of flow paths provides for exhaust of a wafer edge gas from the pocket where a wafer has an edge thereof disposed below part of the inner circumferential portion. The exhausting of the wafer edge gas from the pocket prevents up-and-down movement of the exclusion ring when bowed wafers are processed.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CHEMICAL SURFACE TREATMENT ; CHEMISTRY ; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL ; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY IONIMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL ; COATING MATERIAL WITH METALLIC MATERIAL ; COATING METALLIC MATERIAL ; DIFFUSION TREATMENT OF METALLIC MATERIAL ; ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL ; METALLURGY ; SEMICONDUCTOR DEVICES ; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THESURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230209&DB=EPODOC&CC=US&NR=2023040885A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230209&DB=EPODOC&CC=US&NR=2023040885A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Lenz, Eric H</creatorcontrib><creatorcontrib>Gulabal, Vinayakaraddy</creatorcontrib><creatorcontrib>Vellanki, Ravi</creatorcontrib><title>EXCLUSION RING WITH FLOW PATHS FOR EXHAUSTING WAFER EDGE GAS</title><description>An exclusion ring for semiconductor wafer processing includes an outer circumferential segment having a first thickness and an inner circumferential segment having a second thickness, with the first thickness being greater than the second thickness. The top surface of an inner circumferential segment and the top surface of the outer circumferential segment define a common top surface for the exclusion ring. A plurality of flow paths is formed within the outer circumferential segment, with each of the flow paths extending radially through the plurality of flow paths provides for exhaust of a wafer edge gas from the pocket where a wafer has an edge thereof disposed below part of the inner circumferential portion. The exhausting of the wafer edge gas from the pocket prevents up-and-down movement of the exclusion ring when bowed wafers are processed.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CHEMICAL SURFACE TREATMENT</subject><subject>CHEMISTRY</subject><subject>COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL</subject><subject>COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY IONIMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL</subject><subject>COATING MATERIAL WITH METALLIC MATERIAL</subject><subject>COATING METALLIC MATERIAL</subject><subject>DIFFUSION TREATMENT OF METALLIC MATERIAL</subject><subject>ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL</subject><subject>METALLURGY</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THESURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLBxjXD2CQ329PdTCPL0c1cI9wzxUHDz8Q9XCHAM8QhWcPMPUnCN8HAMDQ4BSzu6uQIFXNxdFdwdg3kYWNMSc4pTeaE0N4Oym2uIs4duakF-fGpxQWJyal5qSXxosJGBkbGBiYGFhamjoTFxqgCmIiph</recordid><startdate>20230209</startdate><enddate>20230209</enddate><creator>Lenz, Eric H</creator><creator>Gulabal, Vinayakaraddy</creator><creator>Vellanki, Ravi</creator><scope>EVB</scope></search><sort><creationdate>20230209</creationdate><title>EXCLUSION RING WITH FLOW PATHS FOR EXHAUSTING WAFER EDGE GAS</title><author>Lenz, Eric H ; Gulabal, Vinayakaraddy ; Vellanki, Ravi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023040885A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CHEMICAL SURFACE TREATMENT</topic><topic>CHEMISTRY</topic><topic>COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL</topic><topic>COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY IONIMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL</topic><topic>COATING MATERIAL WITH METALLIC MATERIAL</topic><topic>COATING METALLIC MATERIAL</topic><topic>DIFFUSION TREATMENT OF METALLIC MATERIAL</topic><topic>ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL</topic><topic>METALLURGY</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THESURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION</topic><toplevel>online_resources</toplevel><creatorcontrib>Lenz, Eric H</creatorcontrib><creatorcontrib>Gulabal, Vinayakaraddy</creatorcontrib><creatorcontrib>Vellanki, Ravi</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lenz, Eric H</au><au>Gulabal, Vinayakaraddy</au><au>Vellanki, Ravi</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>EXCLUSION RING WITH FLOW PATHS FOR EXHAUSTING WAFER EDGE GAS</title><date>2023-02-09</date><risdate>2023</risdate><abstract>An exclusion ring for semiconductor wafer processing includes an outer circumferential segment having a first thickness and an inner circumferential segment having a second thickness, with the first thickness being greater than the second thickness. The top surface of an inner circumferential segment and the top surface of the outer circumferential segment define a common top surface for the exclusion ring. A plurality of flow paths is formed within the outer circumferential segment, with each of the flow paths extending radially through the plurality of flow paths provides for exhaust of a wafer edge gas from the pocket where a wafer has an edge thereof disposed below part of the inner circumferential portion. The exhausting of the wafer edge gas from the pocket prevents up-and-down movement of the exclusion ring when bowed wafers are processed.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2023040885A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS CHEMICAL SURFACE TREATMENT CHEMISTRY COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY IONIMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL COATING MATERIAL WITH METALLIC MATERIAL COATING METALLIC MATERIAL DIFFUSION TREATMENT OF METALLIC MATERIAL ELECTRIC DISCHARGE TUBES OR DISCHARGE LAMPS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL METALLURGY SEMICONDUCTOR DEVICES SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THESURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION |
| title | EXCLUSION RING WITH FLOW PATHS FOR EXHAUSTING WAFER EDGE GAS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T21%3A16%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Lenz,%20Eric%20H&rft.date=2023-02-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023040885A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |