METHOD OF MANUFACTURING A REDISTRIBUTION LAYER, REDISTRIBUTION LAYER AND INTEGRATED CIRCUIT INCLUDING THE REDISTRIBUTION LAYER
A method of manufacturing a redistribution layer includes: forming an insulating layer on a wafer, delimited by a top surface and a bottom surface in contact with the wafer; forming a conductive body above the top surface of the insulating layer; forming a first coating region extending around and a...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | CUPETA, Carmela VENEGONI, Ivan PIPIA, Francesco Maria COLPANI, Paolo BOSSI, Simone SCIARRILLO, Samuele |
| description | A method of manufacturing a redistribution layer includes: forming an insulating layer on a wafer, delimited by a top surface and a bottom surface in contact with the wafer; forming a conductive body above the top surface of the insulating layer; forming a first coating region extending around and above the conductive body, in contact with the conductive body, and in contact with the top surface of the insulating layer in correspondence of a bottom surface of the first coating region; applying a thermal treatment to the wafer in order to modify a residual stress of the first coating region, forming a gap between the bottom surface of the first coating region and the top surface of the insulating layer; forming, after applying the thermal treatment, a second coating region extending around and above the first coating region, filling said gap and completely sealing the first coating region. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2023005848A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2023005848A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2023005848A13</originalsourceid><addsrcrecordid>eNrjZKjzdQ3x8HdR8HdT8HX0C3VzdA4JDfL0c1dwVAhydfEMDgnydAoN8fT3U_BxjHQN0sEqquDo56Lg6Rfi6h7kGOLqouDsGeQc6hkCFHL2CXUBmRbi4YpVJw8Da1piTnEqL5TmZlB2cw1x9tBNLciPTy0uSExOzUstiQ8NNjIwMjYwMLUwsXA0NCZOFQAulz0X</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD OF MANUFACTURING A REDISTRIBUTION LAYER, REDISTRIBUTION LAYER AND INTEGRATED CIRCUIT INCLUDING THE REDISTRIBUTION LAYER</title><source>esp@cenet</source><creator>CUPETA, Carmela ; VENEGONI, Ivan ; PIPIA, Francesco Maria ; COLPANI, Paolo ; BOSSI, Simone ; SCIARRILLO, Samuele</creator><creatorcontrib>CUPETA, Carmela ; VENEGONI, Ivan ; PIPIA, Francesco Maria ; COLPANI, Paolo ; BOSSI, Simone ; SCIARRILLO, Samuele</creatorcontrib><description>A method of manufacturing a redistribution layer includes: forming an insulating layer on a wafer, delimited by a top surface and a bottom surface in contact with the wafer; forming a conductive body above the top surface of the insulating layer; forming a first coating region extending around and above the conductive body, in contact with the conductive body, and in contact with the top surface of the insulating layer in correspondence of a bottom surface of the first coating region; applying a thermal treatment to the wafer in order to modify a residual stress of the first coating region, forming a gap between the bottom surface of the first coating region and the top surface of the insulating layer; forming, after applying the thermal treatment, a second coating region extending around and above the first coating region, filling said gap and completely sealing the first coating region.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230105&DB=EPODOC&CC=US&NR=2023005848A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230105&DB=EPODOC&CC=US&NR=2023005848A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CUPETA, Carmela</creatorcontrib><creatorcontrib>VENEGONI, Ivan</creatorcontrib><creatorcontrib>PIPIA, Francesco Maria</creatorcontrib><creatorcontrib>COLPANI, Paolo</creatorcontrib><creatorcontrib>BOSSI, Simone</creatorcontrib><creatorcontrib>SCIARRILLO, Samuele</creatorcontrib><title>METHOD OF MANUFACTURING A REDISTRIBUTION LAYER, REDISTRIBUTION LAYER AND INTEGRATED CIRCUIT INCLUDING THE REDISTRIBUTION LAYER</title><description>A method of manufacturing a redistribution layer includes: forming an insulating layer on a wafer, delimited by a top surface and a bottom surface in contact with the wafer; forming a conductive body above the top surface of the insulating layer; forming a first coating region extending around and above the conductive body, in contact with the conductive body, and in contact with the top surface of the insulating layer in correspondence of a bottom surface of the first coating region; applying a thermal treatment to the wafer in order to modify a residual stress of the first coating region, forming a gap between the bottom surface of the first coating region and the top surface of the insulating layer; forming, after applying the thermal treatment, a second coating region extending around and above the first coating region, filling said gap and completely sealing the first coating region.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZKjzdQ3x8HdR8HdT8HX0C3VzdA4JDfL0c1dwVAhydfEMDgnydAoN8fT3U_BxjHQN0sEqquDo56Lg6Rfi6h7kGOLqouDsGeQc6hkCFHL2CXUBmRbi4YpVJw8Da1piTnEqL5TmZlB2cw1x9tBNLciPTy0uSExOzUstiQ8NNjIwMjYwMLUwsXA0NCZOFQAulz0X</recordid><startdate>20230105</startdate><enddate>20230105</enddate><creator>CUPETA, Carmela</creator><creator>VENEGONI, Ivan</creator><creator>PIPIA, Francesco Maria</creator><creator>COLPANI, Paolo</creator><creator>BOSSI, Simone</creator><creator>SCIARRILLO, Samuele</creator><scope>EVB</scope></search><sort><creationdate>20230105</creationdate><title>METHOD OF MANUFACTURING A REDISTRIBUTION LAYER, REDISTRIBUTION LAYER AND INTEGRATED CIRCUIT INCLUDING THE REDISTRIBUTION LAYER</title><author>CUPETA, Carmela ; VENEGONI, Ivan ; PIPIA, Francesco Maria ; COLPANI, Paolo ; BOSSI, Simone ; SCIARRILLO, Samuele</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2023005848A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>CUPETA, Carmela</creatorcontrib><creatorcontrib>VENEGONI, Ivan</creatorcontrib><creatorcontrib>PIPIA, Francesco Maria</creatorcontrib><creatorcontrib>COLPANI, Paolo</creatorcontrib><creatorcontrib>BOSSI, Simone</creatorcontrib><creatorcontrib>SCIARRILLO, Samuele</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CUPETA, Carmela</au><au>VENEGONI, Ivan</au><au>PIPIA, Francesco Maria</au><au>COLPANI, Paolo</au><au>BOSSI, Simone</au><au>SCIARRILLO, Samuele</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD OF MANUFACTURING A REDISTRIBUTION LAYER, REDISTRIBUTION LAYER AND INTEGRATED CIRCUIT INCLUDING THE REDISTRIBUTION LAYER</title><date>2023-01-05</date><risdate>2023</risdate><abstract>A method of manufacturing a redistribution layer includes: forming an insulating layer on a wafer, delimited by a top surface and a bottom surface in contact with the wafer; forming a conductive body above the top surface of the insulating layer; forming a first coating region extending around and above the conductive body, in contact with the conductive body, and in contact with the top surface of the insulating layer in correspondence of a bottom surface of the first coating region; applying a thermal treatment to the wafer in order to modify a residual stress of the first coating region, forming a gap between the bottom surface of the first coating region and the top surface of the insulating layer; forming, after applying the thermal treatment, a second coating region extending around and above the first coating region, filling said gap and completely sealing the first coating region.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2023005848A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | METHOD OF MANUFACTURING A REDISTRIBUTION LAYER, REDISTRIBUTION LAYER AND INTEGRATED CIRCUIT INCLUDING THE REDISTRIBUTION LAYER |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T16%3A22%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CUPETA,%20Carmela&rft.date=2023-01-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2023005848A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |