UNIT VERIFICATION METHOD AND DEVICE
A unit verification method to be performed on a unit under test (UUT) comprises connecting a verification device to the UUT. The verification device applies a set of challenge signals to the UUT and then measures the responses of the UUT to the challenge signals. The responses of the UUT are based o...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Zusammenfassung: | A unit verification method to be performed on a unit under test (UUT) comprises connecting a verification device to the UUT. The verification device applies a set of challenge signals to the UUT and then measures the responses of the UUT to the challenge signals. The responses of the UUT are based on the challenge signals and the physical properties of the UUT. A registration key is generated based on the measured responses and is stored. The registration key is unique to the UUT. |
|---|