Heterogeneous Timing Closure For Clock-Skew Scheduling or Time Borrowing

Systems or methods for performing clock-skew scheduling or time borrowing using clock delays internal to hardened logic circuitry of an integrated circuit are provided. Such an integrated circuit may include programmable logic circuitry and hardened logic circuitry. The programmable logic circuitry...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Ganusov, Ilya K, Zgheib, Grace
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Systems or methods for performing clock-skew scheduling or time borrowing using clock delays internal to hardened logic circuitry of an integrated circuit are provided. Such an integrated circuit may include programmable logic circuitry and hardened logic circuitry. The programmable logic circuitry may include at least a first path and a second path. The hardened logic circuitry may include input registers to receive the data from the first path and output registers to output the data to the second path. The hardened logic circuitry may also include first hardened logic circuitry to perform third operations between the input registers and the output registers. The hardened circuitry may also include a first delay circuit configurable to delay a clock signal by a first delay to the input registers or the output registers to enable time borrowing with the hardened logic circuitry.