CONDUCTIVE POLYGON POWER AND GROUND INTERCONNECTS FOR INTEGRATED-CIRCUIT PACKAGES
Disclosed embodiments include conductive polygon power and ground interconnects in an infield formed by an electrical contact array. The conductive polygon ground interconnects are orthogonally reticulated an among the conductive polygon power interconnects, for integrated-circuit device packages th...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Lim, Ken Beng Teh, Pheak Ti Bin Abdullah, Mohd Muhaiyiddin Loh, Lee Ping |
description | Disclosed embodiments include conductive polygon power and ground interconnects in an infield formed by an electrical contact array. The conductive polygon ground interconnects are orthogonally reticulated an among the conductive polygon power interconnects, for integrated-circuit device packages that provide a low-loss path to active and passive devices, by minimizing resistive loops. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2021183758A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2021183758A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2021183758A13</originalsourceid><addsrcrecordid>eNrjZAh09vdzCXUO8QxzVQjw94l09_cD0uGuQQqOfi4K7kH-oUDK0y_ENQio0M_VOSRYwc0_CCziHuQY4uqi6-wZ5BzqGaIQ4Ojs7ejuGszDwJqWmFOcyguluRmU3VxDnD10Uwvy41OLCxKTU_NSS-JDg40MjAwNLYzNTS0cDY2JUwUAmHIwrQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CONDUCTIVE POLYGON POWER AND GROUND INTERCONNECTS FOR INTEGRATED-CIRCUIT PACKAGES</title><source>esp@cenet</source><creator>Lim, Ken Beng ; Teh, Pheak Ti ; Bin Abdullah, Mohd Muhaiyiddin ; Loh, Lee Ping</creator><creatorcontrib>Lim, Ken Beng ; Teh, Pheak Ti ; Bin Abdullah, Mohd Muhaiyiddin ; Loh, Lee Ping</creatorcontrib><description>Disclosed embodiments include conductive polygon power and ground interconnects in an infield formed by an electrical contact array. The conductive polygon ground interconnects are orthogonally reticulated an among the conductive polygon power interconnects, for integrated-circuit device packages that provide a low-loss path to active and passive devices, by minimizing resistive loops.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210617&DB=EPODOC&CC=US&NR=2021183758A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210617&DB=EPODOC&CC=US&NR=2021183758A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Lim, Ken Beng</creatorcontrib><creatorcontrib>Teh, Pheak Ti</creatorcontrib><creatorcontrib>Bin Abdullah, Mohd Muhaiyiddin</creatorcontrib><creatorcontrib>Loh, Lee Ping</creatorcontrib><title>CONDUCTIVE POLYGON POWER AND GROUND INTERCONNECTS FOR INTEGRATED-CIRCUIT PACKAGES</title><description>Disclosed embodiments include conductive polygon power and ground interconnects in an infield formed by an electrical contact array. The conductive polygon ground interconnects are orthogonally reticulated an among the conductive polygon power interconnects, for integrated-circuit device packages that provide a low-loss path to active and passive devices, by minimizing resistive loops.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAh09vdzCXUO8QxzVQjw94l09_cD0uGuQQqOfi4K7kH-oUDK0y_ENQio0M_VOSRYwc0_CCziHuQY4uqi6-wZ5BzqGaIQ4Ojs7ejuGszDwJqWmFOcyguluRmU3VxDnD10Uwvy41OLCxKTU_NSS-JDg40MjAwNLYzNTS0cDY2JUwUAmHIwrQ</recordid><startdate>20210617</startdate><enddate>20210617</enddate><creator>Lim, Ken Beng</creator><creator>Teh, Pheak Ti</creator><creator>Bin Abdullah, Mohd Muhaiyiddin</creator><creator>Loh, Lee Ping</creator><scope>EVB</scope></search><sort><creationdate>20210617</creationdate><title>CONDUCTIVE POLYGON POWER AND GROUND INTERCONNECTS FOR INTEGRATED-CIRCUIT PACKAGES</title><author>Lim, Ken Beng ; Teh, Pheak Ti ; Bin Abdullah, Mohd Muhaiyiddin ; Loh, Lee Ping</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2021183758A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2021</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Lim, Ken Beng</creatorcontrib><creatorcontrib>Teh, Pheak Ti</creatorcontrib><creatorcontrib>Bin Abdullah, Mohd Muhaiyiddin</creatorcontrib><creatorcontrib>Loh, Lee Ping</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lim, Ken Beng</au><au>Teh, Pheak Ti</au><au>Bin Abdullah, Mohd Muhaiyiddin</au><au>Loh, Lee Ping</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CONDUCTIVE POLYGON POWER AND GROUND INTERCONNECTS FOR INTEGRATED-CIRCUIT PACKAGES</title><date>2021-06-17</date><risdate>2021</risdate><abstract>Disclosed embodiments include conductive polygon power and ground interconnects in an infield formed by an electrical contact array. The conductive polygon ground interconnects are orthogonally reticulated an among the conductive polygon power interconnects, for integrated-circuit device packages that provide a low-loss path to active and passive devices, by minimizing resistive loops.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2021183758A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | CONDUCTIVE POLYGON POWER AND GROUND INTERCONNECTS FOR INTEGRATED-CIRCUIT PACKAGES |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T12%3A14%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Lim,%20Ken%20Beng&rft.date=2021-06-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2021183758A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |