COOLING APPARATUS WITH TWO-TIER VAPOR CHAMBER
In one embodiment, a system includes a chip package and a cooling apparatus coupled to the chip package. The chip package includes one or more processors, and the cooling apparatus includes a first cavity defined at least partially by a first metal wall and a second metal wall and a second cavity de...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Dhandapani, Kathiravan Raju, Prakash Kurma Shaikh, Javed |
| description | In one embodiment, a system includes a chip package and a cooling apparatus coupled to the chip package. The chip package includes one or more processors, and the cooling apparatus includes a first cavity defined at least partially by a first metal wall and a second metal wall and a second cavity defined at least partially by a flat third metal wall and the second metal wall. An internal pressure of the first cavity is lower than an ambient pressure outside the sealed first cavity. The second cavity includes a liquid disposed therein and wick material coupled to an interior surface of the third wall, and the chip package is positioned such that it coupled to the flat third metal wall of the cooling apparatus. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2021022266A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2021022266A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2021022266A13</originalsourceid><addsrcrecordid>eNrjZNB19vf38fRzV3AMCHAMcgwJDVYI9wzxUAgJ99cN8XQNUghzDPAPUnD2cPR1cg3iYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkaGBkZGRmZmjobGxKkCAFsAJmM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>COOLING APPARATUS WITH TWO-TIER VAPOR CHAMBER</title><source>esp@cenet</source><creator>Dhandapani, Kathiravan ; Raju, Prakash Kurma ; Shaikh, Javed</creator><creatorcontrib>Dhandapani, Kathiravan ; Raju, Prakash Kurma ; Shaikh, Javed</creatorcontrib><description>In one embodiment, a system includes a chip package and a cooling apparatus coupled to the chip package. The chip package includes one or more processors, and the cooling apparatus includes a first cavity defined at least partially by a first metal wall and a second metal wall and a second cavity defined at least partially by a flat third metal wall and the second metal wall. An internal pressure of the first cavity is lower than an ambient pressure outside the sealed first cavity. The second cavity includes a liquid disposed therein and wick material coupled to an interior surface of the third wall, and the chip package is positioned such that it coupled to the flat third metal wall of the cooling apparatus.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CALCULATING ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PHYSICS ; PRINTED CIRCUITS ; SEMICONDUCTOR DEVICES</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210121&DB=EPODOC&CC=US&NR=2021022266A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210121&DB=EPODOC&CC=US&NR=2021022266A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Dhandapani, Kathiravan</creatorcontrib><creatorcontrib>Raju, Prakash Kurma</creatorcontrib><creatorcontrib>Shaikh, Javed</creatorcontrib><title>COOLING APPARATUS WITH TWO-TIER VAPOR CHAMBER</title><description>In one embodiment, a system includes a chip package and a cooling apparatus coupled to the chip package. The chip package includes one or more processors, and the cooling apparatus includes a first cavity defined at least partially by a first metal wall and a second metal wall and a second cavity defined at least partially by a flat third metal wall and the second metal wall. An internal pressure of the first cavity is lower than an ambient pressure outside the sealed first cavity. The second cavity includes a liquid disposed therein and wick material coupled to an interior surface of the third wall, and the chip package is positioned such that it coupled to the flat third metal wall of the cooling apparatus.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CALCULATING</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PHYSICS</subject><subject>PRINTED CIRCUITS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNB19vf38fRzV3AMCHAMcgwJDVYI9wzxUAgJ99cN8XQNUghzDPAPUnD2cPR1cg3iYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBkaGBkZGRmZmjobGxKkCAFsAJmM</recordid><startdate>20210121</startdate><enddate>20210121</enddate><creator>Dhandapani, Kathiravan</creator><creator>Raju, Prakash Kurma</creator><creator>Shaikh, Javed</creator><scope>EVB</scope></search><sort><creationdate>20210121</creationdate><title>COOLING APPARATUS WITH TWO-TIER VAPOR CHAMBER</title><author>Dhandapani, Kathiravan ; Raju, Prakash Kurma ; Shaikh, Javed</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2021022266A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2021</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CALCULATING</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PHYSICS</topic><topic>PRINTED CIRCUITS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Dhandapani, Kathiravan</creatorcontrib><creatorcontrib>Raju, Prakash Kurma</creatorcontrib><creatorcontrib>Shaikh, Javed</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Dhandapani, Kathiravan</au><au>Raju, Prakash Kurma</au><au>Shaikh, Javed</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>COOLING APPARATUS WITH TWO-TIER VAPOR CHAMBER</title><date>2021-01-21</date><risdate>2021</risdate><abstract>In one embodiment, a system includes a chip package and a cooling apparatus coupled to the chip package. The chip package includes one or more processors, and the cooling apparatus includes a first cavity defined at least partially by a first metal wall and a second metal wall and a second cavity defined at least partially by a flat third metal wall and the second metal wall. An internal pressure of the first cavity is lower than an ambient pressure outside the sealed first cavity. The second cavity includes a liquid disposed therein and wick material coupled to an interior surface of the third wall, and the chip package is positioned such that it coupled to the flat third metal wall of the cooling apparatus.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2021022266A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS CALCULATING CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PHYSICS PRINTED CIRCUITS SEMICONDUCTOR DEVICES |
| title | COOLING APPARATUS WITH TWO-TIER VAPOR CHAMBER |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T17%3A33%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Dhandapani,%20Kathiravan&rft.date=2021-01-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2021022266A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |