EXECUTION UNIT ACCELERATOR
A processor to facilitate acceleration of instruction execution is disclosed. The processor includes a plurality of execution units (EUs), each including an instruction decode unit to decode an instruction into one or more operands and opcode defining an operation to be performed at an accelerator,...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Sripada, Radhakrishna Yiannacouras, Peter Chitlur, Nagabhushan Triplett, Josh Kondapally, Kalyan |
| description | A processor to facilitate acceleration of instruction execution is disclosed. The processor includes a plurality of execution units (EUs), each including an instruction decode unit to decode an instruction into one or more operands and opcode defining an operation to be performed at an accelerator, a register file having a plurality of registers to store the one or more operands and an accelerator having programmable hardware to retrieve the one or more operands from the register file and perform the operation on the one or more operands. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2020409700A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2020409700A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2020409700A13</originalsourceid><addsrcrecordid>eNrjZJByjXB1Dg3x9PdTCPXzDFFwdHZ29XENcgzxD-JhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRgYmBpbmBgaOhsbEqQIAvpEhPg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>EXECUTION UNIT ACCELERATOR</title><source>esp@cenet</source><creator>Sripada, Radhakrishna ; Yiannacouras, Peter ; Chitlur, Nagabhushan ; Triplett, Josh ; Kondapally, Kalyan</creator><creatorcontrib>Sripada, Radhakrishna ; Yiannacouras, Peter ; Chitlur, Nagabhushan ; Triplett, Josh ; Kondapally, Kalyan</creatorcontrib><description>A processor to facilitate acceleration of instruction execution is disclosed. The processor includes a plurality of execution units (EUs), each including an instruction decode unit to decode an instruction into one or more operands and opcode defining an operation to be performed at an accelerator, a register file having a plurality of registers to store the one or more operands and an accelerator having programmable hardware to retrieve the one or more operands from the register file and perform the operation on the one or more operands.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; IMAGE DATA PROCESSING OR GENERATION, IN GENERAL ; PHYSICS</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201231&DB=EPODOC&CC=US&NR=2020409700A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201231&DB=EPODOC&CC=US&NR=2020409700A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Sripada, Radhakrishna</creatorcontrib><creatorcontrib>Yiannacouras, Peter</creatorcontrib><creatorcontrib>Chitlur, Nagabhushan</creatorcontrib><creatorcontrib>Triplett, Josh</creatorcontrib><creatorcontrib>Kondapally, Kalyan</creatorcontrib><title>EXECUTION UNIT ACCELERATOR</title><description>A processor to facilitate acceleration of instruction execution is disclosed. The processor includes a plurality of execution units (EUs), each including an instruction decode unit to decode an instruction into one or more operands and opcode defining an operation to be performed at an accelerator, a register file having a plurality of registers to store the one or more operands and an accelerator having programmable hardware to retrieve the one or more operands from the register file and perform the operation on the one or more operands.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJByjXB1Dg3x9PdTCPXzDFFwdHZ29XENcgzxD-JhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGRgYmBpbmBgaOhsbEqQIAvpEhPg</recordid><startdate>20201231</startdate><enddate>20201231</enddate><creator>Sripada, Radhakrishna</creator><creator>Yiannacouras, Peter</creator><creator>Chitlur, Nagabhushan</creator><creator>Triplett, Josh</creator><creator>Kondapally, Kalyan</creator><scope>EVB</scope></search><sort><creationdate>20201231</creationdate><title>EXECUTION UNIT ACCELERATOR</title><author>Sripada, Radhakrishna ; Yiannacouras, Peter ; Chitlur, Nagabhushan ; Triplett, Josh ; Kondapally, Kalyan</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2020409700A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Sripada, Radhakrishna</creatorcontrib><creatorcontrib>Yiannacouras, Peter</creatorcontrib><creatorcontrib>Chitlur, Nagabhushan</creatorcontrib><creatorcontrib>Triplett, Josh</creatorcontrib><creatorcontrib>Kondapally, Kalyan</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Sripada, Radhakrishna</au><au>Yiannacouras, Peter</au><au>Chitlur, Nagabhushan</au><au>Triplett, Josh</au><au>Kondapally, Kalyan</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>EXECUTION UNIT ACCELERATOR</title><date>2020-12-31</date><risdate>2020</risdate><abstract>A processor to facilitate acceleration of instruction execution is disclosed. The processor includes a plurality of execution units (EUs), each including an instruction decode unit to decode an instruction into one or more operands and opcode defining an operation to be performed at an accelerator, a register file having a plurality of registers to store the one or more operands and an accelerator having programmable hardware to retrieve the one or more operands from the register file and perform the operation on the one or more operands.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2020409700A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING IMAGE DATA PROCESSING OR GENERATION, IN GENERAL PHYSICS |
| title | EXECUTION UNIT ACCELERATOR |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T23%3A29%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Sripada,%20Radhakrishna&rft.date=2020-12-31&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2020409700A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |