HIGH DENSITY FRACTIONAL BIT SOLID STATE DRIVES USING CODED SET PARTITIONS

Fractional bit storage is disclosed herein which allows for storage of additional bits distributed over multiple SSD cells and maximizes data stored for SSD cells with non-binary amounts of allowable threshold voltages while minimizing required bits dedicated to error correction code (ECC). For an S...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Khude, Nilesh N, Ram, B Hari, Rottela, Sri Varsha, Ahirwar, Vijay
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Khude, Nilesh N
Ram, B Hari
Rottela, Sri Varsha
Ahirwar, Vijay
description Fractional bit storage is disclosed herein which allows for storage of additional bits distributed over multiple SSD cells and maximizes data stored for SSD cells with non-binary amounts of allowable threshold voltages while minimizing required bits dedicated to error correction code (ECC). For an SSD cell with twenty-four levels of threshold voltage, set partitioning is used to create three equal subsets of levels each corresponding to eight levels of threshold voltage and each partitioned subset able to encode three bits. Each partitioned subset is designed with eight allowable threshold voltage ranges, each of which is separated from any other allowable threshold voltage range by at least two of the twenty-four levels of maximum threshold voltage. By choosing both set partitioning and assigning bit values determined via code modulation, bits stored within a partitioned subset are protected without the need for additional ECC.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2020264810A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2020264810A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2020264810A13</originalsourceid><addsrcrecordid>eNrjZPD08HT3UHBx9Qv2DIlUcAtydA7x9Pdz9FFw8gxRCPb38XRRCA5xDHFVcAnyDHMNVggN9vRzV3D2d3EFSriGKAQ4BoV4grQE8zCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-NBgIwMgNDOxMDRwNDQmThUA4AQt_w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>HIGH DENSITY FRACTIONAL BIT SOLID STATE DRIVES USING CODED SET PARTITIONS</title><source>esp@cenet</source><creator>Khude, Nilesh N ; Ram, B Hari ; Rottela, Sri Varsha ; Ahirwar, Vijay</creator><creatorcontrib>Khude, Nilesh N ; Ram, B Hari ; Rottela, Sri Varsha ; Ahirwar, Vijay</creatorcontrib><description>Fractional bit storage is disclosed herein which allows for storage of additional bits distributed over multiple SSD cells and maximizes data stored for SSD cells with non-binary amounts of allowable threshold voltages while minimizing required bits dedicated to error correction code (ECC). For an SSD cell with twenty-four levels of threshold voltage, set partitioning is used to create three equal subsets of levels each corresponding to eight levels of threshold voltage and each partitioned subset able to encode three bits. Each partitioned subset is designed with eight allowable threshold voltage ranges, each of which is separated from any other allowable threshold voltage range by at least two of the twenty-four levels of maximum threshold voltage. By choosing both set partitioning and assigning bit values determined via code modulation, bits stored within a partitioned subset are protected without the need for additional ECC.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200820&amp;DB=EPODOC&amp;CC=US&amp;NR=2020264810A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200820&amp;DB=EPODOC&amp;CC=US&amp;NR=2020264810A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Khude, Nilesh N</creatorcontrib><creatorcontrib>Ram, B Hari</creatorcontrib><creatorcontrib>Rottela, Sri Varsha</creatorcontrib><creatorcontrib>Ahirwar, Vijay</creatorcontrib><title>HIGH DENSITY FRACTIONAL BIT SOLID STATE DRIVES USING CODED SET PARTITIONS</title><description>Fractional bit storage is disclosed herein which allows for storage of additional bits distributed over multiple SSD cells and maximizes data stored for SSD cells with non-binary amounts of allowable threshold voltages while minimizing required bits dedicated to error correction code (ECC). For an SSD cell with twenty-four levels of threshold voltage, set partitioning is used to create three equal subsets of levels each corresponding to eight levels of threshold voltage and each partitioned subset able to encode three bits. Each partitioned subset is designed with eight allowable threshold voltage ranges, each of which is separated from any other allowable threshold voltage range by at least two of the twenty-four levels of maximum threshold voltage. By choosing both set partitioning and assigning bit values determined via code modulation, bits stored within a partitioned subset are protected without the need for additional ECC.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPD08HT3UHBx9Qv2DIlUcAtydA7x9Pdz9FFw8gxRCPb38XRRCA5xDHFVcAnyDHMNVggN9vRzV3D2d3EFSriGKAQ4BoV4grQE8zCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-NBgIwMgNDOxMDRwNDQmThUA4AQt_w</recordid><startdate>20200820</startdate><enddate>20200820</enddate><creator>Khude, Nilesh N</creator><creator>Ram, B Hari</creator><creator>Rottela, Sri Varsha</creator><creator>Ahirwar, Vijay</creator><scope>EVB</scope></search><sort><creationdate>20200820</creationdate><title>HIGH DENSITY FRACTIONAL BIT SOLID STATE DRIVES USING CODED SET PARTITIONS</title><author>Khude, Nilesh N ; Ram, B Hari ; Rottela, Sri Varsha ; Ahirwar, Vijay</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2020264810A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Khude, Nilesh N</creatorcontrib><creatorcontrib>Ram, B Hari</creatorcontrib><creatorcontrib>Rottela, Sri Varsha</creatorcontrib><creatorcontrib>Ahirwar, Vijay</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Khude, Nilesh N</au><au>Ram, B Hari</au><au>Rottela, Sri Varsha</au><au>Ahirwar, Vijay</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>HIGH DENSITY FRACTIONAL BIT SOLID STATE DRIVES USING CODED SET PARTITIONS</title><date>2020-08-20</date><risdate>2020</risdate><abstract>Fractional bit storage is disclosed herein which allows for storage of additional bits distributed over multiple SSD cells and maximizes data stored for SSD cells with non-binary amounts of allowable threshold voltages while minimizing required bits dedicated to error correction code (ECC). For an SSD cell with twenty-four levels of threshold voltage, set partitioning is used to create three equal subsets of levels each corresponding to eight levels of threshold voltage and each partitioned subset able to encode three bits. Each partitioned subset is designed with eight allowable threshold voltage ranges, each of which is separated from any other allowable threshold voltage range by at least two of the twenty-four levels of maximum threshold voltage. By choosing both set partitioning and assigning bit values determined via code modulation, bits stored within a partitioned subset are protected without the need for additional ECC.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2020264810A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
INFORMATION STORAGE
PHYSICS
STATIC STORES
title HIGH DENSITY FRACTIONAL BIT SOLID STATE DRIVES USING CODED SET PARTITIONS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T11%3A30%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Khude,%20Nilesh%20N&rft.date=2020-08-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2020264810A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true