CACHE SECURING METHOD AND DEVICE CAPABLE OF RESISTING SIDE CHANNEL ATTACK

CACHE SECURING METHOD AND DEVICE CAPABLE OF RESISTING SIDE CHANNEL ATTACK

A method and a device for securing a cache against side channel attacks are provided. An allocator identifier ALLOCATOR field is added to each cache entry in the present disclosure. Whenever an entry is allocated in the cache, the identifier of the software domain currently running on the processor...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SUN, Longpeng, LIU, Xiaoyan, LI, Shuijingtao, ZHAO, Tianlei, LI, Wenzhe, DING, Zhe, WANG, Xiaodao, ZHENG, Shuaike, WANG, Xiaofeng, YUAN, Yuan, YUAN, Jiahong, GAO, Jun, ZOU, Xiaoli, CAO, Wenhui, ZHANG, Chengyi, XUE, Hongbo, WANG, Yujiao, DOU, Qiang, YOU, Boqing
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A method and a device for securing a cache against side channel attacks are provided. An allocator identifier ALLOCATOR field is added to each cache entry in the present disclosure. Whenever an entry is allocated in the cache, the identifier of the software domain currently running on the processor is filled into the ALLOCATOR field of the allocation entry. When accessing the cache, the cache entry can be hit only if the identifier of the software domain currently running on the processor is identical to the ALLOCATOR field in the cache entry. If the cache entry to be replaced is invalid or its ALLOCATOR field is identical to the identifier of the software domain currently running on the processor, then the existing entry in the cache is replaced directly; otherwise, the entire cache is emptied.