Enhanced Automatic identification System
The invention relates to method and apparatus for improving the performance of communication systems using Run length Limited (RLL) messages such as the existing Automatic Identification System (AIS). A binary data sequence is Forward Error Correction (FEC) coded and then the sequence is compensated...
Gespeichert in:
| Hauptverfasser: | , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | McKilliam, Robert George Pollok, Andre Lavenant, Marc Pierre Denis Lechner, Gottfried Haley, David Victor Lawrie Land, Ingmar Rudiger Grant, Alexander James |
| description | The invention relates to method and apparatus for improving the performance of communication systems using Run length Limited (RLL) messages such as the existing Automatic Identification System (AIS). A binary data sequence is Forward Error Correction (FEC) coded and then the sequence is compensated, for example by bit-erasure, so that either bit-stuffing is not required, or a bit stuffer will not be activated to ensure that the coded sequence meets the RLL requirement. Various embodiments are described to handle different architectures or input points for the FEC encoder and bit erasure module. The bit erasure module may also add dummy bits to ensure a RLL compliant CRC or to selectively add bits to a reserve buffer to compensate for later bit stuffing in a header. Additional RLL training sequences may also be added to assist in, receiver acquisition. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2019260506A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2019260506A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2019260506A13</originalsourceid><addsrcrecordid>eNrjZNBwzctIzEtOTVFwLC3Jz00syUxWyExJzSvJTMtMBvLy8xSCK4tLUnN5GFjTEnOKU3mhNDeDsptriLOHbmpBfnxqcUFicmpeakl8aLCRgaGlkZmBqYGZo6ExcaoAg6IpbQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Enhanced Automatic identification System</title><source>esp@cenet</source><creator>McKilliam, Robert George ; Pollok, Andre ; Lavenant, Marc Pierre Denis ; Lechner, Gottfried ; Haley, David Victor Lawrie ; Land, Ingmar Rudiger ; Grant, Alexander James</creator><creatorcontrib>McKilliam, Robert George ; Pollok, Andre ; Lavenant, Marc Pierre Denis ; Lechner, Gottfried ; Haley, David Victor Lawrie ; Land, Ingmar Rudiger ; Grant, Alexander James</creatorcontrib><description>The invention relates to method and apparatus for improving the performance of communication systems using Run length Limited (RLL) messages such as the existing Automatic Identification System (AIS). A binary data sequence is Forward Error Correction (FEC) coded and then the sequence is compensated, for example by bit-erasure, so that either bit-stuffing is not required, or a bit stuffer will not be activated to ensure that the coded sequence meets the RLL requirement. Various embodiments are described to handle different architectures or input points for the FEC encoder and bit erasure module. The bit erasure module may also add dummy bits to ensure a RLL compliant CRC or to selectively add bits to a reserve buffer to compensate for later bit stuffing in a header. Additional RLL training sequences may also be added to assist in, receiver acquisition.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; CODE CONVERSION IN GENERAL ; CODING ; DECODING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190822&DB=EPODOC&CC=US&NR=2019260506A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190822&DB=EPODOC&CC=US&NR=2019260506A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>McKilliam, Robert George</creatorcontrib><creatorcontrib>Pollok, Andre</creatorcontrib><creatorcontrib>Lavenant, Marc Pierre Denis</creatorcontrib><creatorcontrib>Lechner, Gottfried</creatorcontrib><creatorcontrib>Haley, David Victor Lawrie</creatorcontrib><creatorcontrib>Land, Ingmar Rudiger</creatorcontrib><creatorcontrib>Grant, Alexander James</creatorcontrib><title>Enhanced Automatic identification System</title><description>The invention relates to method and apparatus for improving the performance of communication systems using Run length Limited (RLL) messages such as the existing Automatic Identification System (AIS). A binary data sequence is Forward Error Correction (FEC) coded and then the sequence is compensated, for example by bit-erasure, so that either bit-stuffing is not required, or a bit stuffer will not be activated to ensure that the coded sequence meets the RLL requirement. Various embodiments are described to handle different architectures or input points for the FEC encoder and bit erasure module. The bit erasure module may also add dummy bits to ensure a RLL compliant CRC or to selectively add bits to a reserve buffer to compensate for later bit stuffing in a header. Additional RLL training sequences may also be added to assist in, receiver acquisition.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>CODE CONVERSION IN GENERAL</subject><subject>CODING</subject><subject>DECODING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNBwzctIzEtOTVFwLC3Jz00syUxWyExJzSvJTMtMBvLy8xSCK4tLUnN5GFjTEnOKU3mhNDeDsptriLOHbmpBfnxqcUFicmpeakl8aLCRgaGlkZmBqYGZo6ExcaoAg6IpbQ</recordid><startdate>20190822</startdate><enddate>20190822</enddate><creator>McKilliam, Robert George</creator><creator>Pollok, Andre</creator><creator>Lavenant, Marc Pierre Denis</creator><creator>Lechner, Gottfried</creator><creator>Haley, David Victor Lawrie</creator><creator>Land, Ingmar Rudiger</creator><creator>Grant, Alexander James</creator><scope>EVB</scope></search><sort><creationdate>20190822</creationdate><title>Enhanced Automatic identification System</title><author>McKilliam, Robert George ; Pollok, Andre ; Lavenant, Marc Pierre Denis ; Lechner, Gottfried ; Haley, David Victor Lawrie ; Land, Ingmar Rudiger ; Grant, Alexander James</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2019260506A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>CODE CONVERSION IN GENERAL</topic><topic>CODING</topic><topic>DECODING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>McKilliam, Robert George</creatorcontrib><creatorcontrib>Pollok, Andre</creatorcontrib><creatorcontrib>Lavenant, Marc Pierre Denis</creatorcontrib><creatorcontrib>Lechner, Gottfried</creatorcontrib><creatorcontrib>Haley, David Victor Lawrie</creatorcontrib><creatorcontrib>Land, Ingmar Rudiger</creatorcontrib><creatorcontrib>Grant, Alexander James</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>McKilliam, Robert George</au><au>Pollok, Andre</au><au>Lavenant, Marc Pierre Denis</au><au>Lechner, Gottfried</au><au>Haley, David Victor Lawrie</au><au>Land, Ingmar Rudiger</au><au>Grant, Alexander James</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Enhanced Automatic identification System</title><date>2019-08-22</date><risdate>2019</risdate><abstract>The invention relates to method and apparatus for improving the performance of communication systems using Run length Limited (RLL) messages such as the existing Automatic Identification System (AIS). A binary data sequence is Forward Error Correction (FEC) coded and then the sequence is compensated, for example by bit-erasure, so that either bit-stuffing is not required, or a bit stuffer will not be activated to ensure that the coded sequence meets the RLL requirement. Various embodiments are described to handle different architectures or input points for the FEC encoder and bit erasure module. The bit erasure module may also add dummy bits to ensure a RLL compliant CRC or to selectively add bits to a reserve buffer to compensate for later bit stuffing in a header. Additional RLL training sequences may also be added to assist in, receiver acquisition.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2019260506A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRONIC CIRCUITRY CODE CONVERSION IN GENERAL CODING DECODING ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION |
| title | Enhanced Automatic identification System |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T06%3A56%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=McKilliam,%20Robert%20George&rft.date=2019-08-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2019260506A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |