MAGNETIC SHIELDING OF STT-MRAM IN MULTICHIP PACKAGING AND METHOD OF MANUFACTURING THE SAME

Methodologies and an apparatus for enabling magnetic shielding of stand alone MRAM are provided. Embodiments include placing MRAM dies and logic dies on a first surface of a mold frame; forming a top magnetic shield over top and side surfaces of the MRAM dies; forming a mold cover over the MRAM dies...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: TAN, Juan Boon, JUNG, Boo Yang, YI, Wanbing, SHUM, Danny Pak-Chum, BHUSHAN, Bharat
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TAN, Juan Boon
JUNG, Boo Yang
YI, Wanbing
SHUM, Danny Pak-Chum
BHUSHAN, Bharat
description Methodologies and an apparatus for enabling magnetic shielding of stand alone MRAM are provided. Embodiments include placing MRAM dies and logic dies on a first surface of a mold frame; forming a top magnetic shield over top and side surfaces of the MRAM dies; forming a mold cover over the MRAM dies, FinFET dies and mold frame; removing the mold frame to expose a bottom surface of the MRAM dies and FinFET dies; and forming a bottom magnetic shield over the bottom surface of the MRAM dies.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2019229068A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2019229068A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2019229068A13</originalsourceid><addsrcrecordid>eNqNyr0KwjAUQOEuDqK-wwXnQltB7HjJTxPsTUtzs3QpReIkWqjvjwZ8AKcznG-bjYSNU2wFeGNVK61roNPgmXMakMA6oNB-v7E99Ciu2CSCTgIpNp1MmtAFjYLDkB4bBR5J7bPNfX6s8fDrLjtqxcLkcXlNcV3mW3zG9xR8VZR1VdXF-YLl6T_1AeTwMls</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MAGNETIC SHIELDING OF STT-MRAM IN MULTICHIP PACKAGING AND METHOD OF MANUFACTURING THE SAME</title><source>esp@cenet</source><creator>TAN, Juan Boon ; JUNG, Boo Yang ; YI, Wanbing ; SHUM, Danny Pak-Chum ; BHUSHAN, Bharat</creator><creatorcontrib>TAN, Juan Boon ; JUNG, Boo Yang ; YI, Wanbing ; SHUM, Danny Pak-Chum ; BHUSHAN, Bharat</creatorcontrib><description>Methodologies and an apparatus for enabling magnetic shielding of stand alone MRAM are provided. Embodiments include placing MRAM dies and logic dies on a first surface of a mold frame; forming a top magnetic shield over top and side surfaces of the MRAM dies; forming a mold cover over the MRAM dies, FinFET dies and mold frame; removing the mold frame to expose a bottom surface of the MRAM dies and FinFET dies; and forming a bottom magnetic shield over the bottom surface of the MRAM dies.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; SEMICONDUCTOR DEVICES ; STATIC STORES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190725&amp;DB=EPODOC&amp;CC=US&amp;NR=2019229068A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190725&amp;DB=EPODOC&amp;CC=US&amp;NR=2019229068A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TAN, Juan Boon</creatorcontrib><creatorcontrib>JUNG, Boo Yang</creatorcontrib><creatorcontrib>YI, Wanbing</creatorcontrib><creatorcontrib>SHUM, Danny Pak-Chum</creatorcontrib><creatorcontrib>BHUSHAN, Bharat</creatorcontrib><title>MAGNETIC SHIELDING OF STT-MRAM IN MULTICHIP PACKAGING AND METHOD OF MANUFACTURING THE SAME</title><description>Methodologies and an apparatus for enabling magnetic shielding of stand alone MRAM are provided. Embodiments include placing MRAM dies and logic dies on a first surface of a mold frame; forming a top magnetic shield over top and side surfaces of the MRAM dies; forming a mold cover over the MRAM dies, FinFET dies and mold frame; removing the mold frame to expose a bottom surface of the MRAM dies and FinFET dies; and forming a bottom magnetic shield over the bottom surface of the MRAM dies.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyr0KwjAUQOEuDqK-wwXnQltB7HjJTxPsTUtzs3QpReIkWqjvjwZ8AKcznG-bjYSNU2wFeGNVK61roNPgmXMakMA6oNB-v7E99Ciu2CSCTgIpNp1MmtAFjYLDkB4bBR5J7bPNfX6s8fDrLjtqxcLkcXlNcV3mW3zG9xR8VZR1VdXF-YLl6T_1AeTwMls</recordid><startdate>20190725</startdate><enddate>20190725</enddate><creator>TAN, Juan Boon</creator><creator>JUNG, Boo Yang</creator><creator>YI, Wanbing</creator><creator>SHUM, Danny Pak-Chum</creator><creator>BHUSHAN, Bharat</creator><scope>EVB</scope></search><sort><creationdate>20190725</creationdate><title>MAGNETIC SHIELDING OF STT-MRAM IN MULTICHIP PACKAGING AND METHOD OF MANUFACTURING THE SAME</title><author>TAN, Juan Boon ; JUNG, Boo Yang ; YI, Wanbing ; SHUM, Danny Pak-Chum ; BHUSHAN, Bharat</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2019229068A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>TAN, Juan Boon</creatorcontrib><creatorcontrib>JUNG, Boo Yang</creatorcontrib><creatorcontrib>YI, Wanbing</creatorcontrib><creatorcontrib>SHUM, Danny Pak-Chum</creatorcontrib><creatorcontrib>BHUSHAN, Bharat</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TAN, Juan Boon</au><au>JUNG, Boo Yang</au><au>YI, Wanbing</au><au>SHUM, Danny Pak-Chum</au><au>BHUSHAN, Bharat</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MAGNETIC SHIELDING OF STT-MRAM IN MULTICHIP PACKAGING AND METHOD OF MANUFACTURING THE SAME</title><date>2019-07-25</date><risdate>2019</risdate><abstract>Methodologies and an apparatus for enabling magnetic shielding of stand alone MRAM are provided. Embodiments include placing MRAM dies and logic dies on a first surface of a mold frame; forming a top magnetic shield over top and side surfaces of the MRAM dies; forming a mold cover over the MRAM dies, FinFET dies and mold frame; removing the mold frame to expose a bottom surface of the MRAM dies and FinFET dies; and forming a bottom magnetic shield over the bottom surface of the MRAM dies.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2019229068A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
INFORMATION STORAGE
PHYSICS
SEMICONDUCTOR DEVICES
STATIC STORES
title MAGNETIC SHIELDING OF STT-MRAM IN MULTICHIP PACKAGING AND METHOD OF MANUFACTURING THE SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T19%3A44%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TAN,%20Juan%20Boon&rft.date=2019-07-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2019229068A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true