MEMORY DEVICES WITH READ LEVEL CALIBRATION

MEMORY DEVICES WITH READ LEVEL CALIBRATION

Several embodiments of memory devices and systems with read level calibration are disclosed herein. In one embodiment, a memory device includes a controller operably coupled to a main memory having at least one memory region and calibration circuitry. The calibration circuitry is operably coupled to...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Alsasua, Gianni S, Fei, Peng, Miller, Michael G, Singidi, Harish R, Padilla, Renato C, Besinga, Gary F, Awusie, Roland J, Hoei, Jung Sheng, Muchherla, Kishore Kumar
Format: Patent
Sprache:eng
Schlagworte:
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Alsasua, Gianni S
Fei, Peng
Miller, Michael G
Singidi, Harish R
Padilla, Renato C
Besinga, Gary F
Awusie, Roland J
Hoei, Jung Sheng
Muchherla, Kishore Kumar
description Several embodiments of memory devices and systems with read level calibration are disclosed herein. In one embodiment, a memory device includes a controller operably coupled to a main memory having at least one memory region and calibration circuitry. The calibration circuitry is operably coupled to the at least one memory region and is configured to determine a read level offset value corresponding to a read level signal of the at least one memory region. In some embodiments, the calibration circuitry is configured to obtain the read level offset value internal to the main memory. The calibration circuitry is further configured to output the read level offset value to the controller.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2019043592A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2019043592A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2019043592A13</originalsourceid><addsrcrecordid>eNrjZNDydfX1D4pUcHEN83R2DVYI9wzxUAhydXRR8HENc_VRcHb08XQKcgzx9PfjYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBoaWBibGppZGjobGxKkCANiTJX8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MEMORY DEVICES WITH READ LEVEL CALIBRATION</title><source>esp@cenet</source><creator>Alsasua, Gianni S ; Fei, Peng ; Miller, Michael G ; Singidi, Harish R ; Padilla, Renato C ; Besinga, Gary F ; Awusie, Roland J ; Hoei, Jung Sheng ; Muchherla, Kishore Kumar</creator><creatorcontrib>Alsasua, Gianni S ; Fei, Peng ; Miller, Michael G ; Singidi, Harish R ; Padilla, Renato C ; Besinga, Gary F ; Awusie, Roland J ; Hoei, Jung Sheng ; Muchherla, Kishore Kumar</creatorcontrib><description>Several embodiments of memory devices and systems with read level calibration are disclosed herein. In one embodiment, a memory device includes a controller operably coupled to a main memory having at least one memory region and calibration circuitry. The calibration circuitry is operably coupled to the at least one memory region and is configured to determine a read level offset value corresponding to a read level signal of the at least one memory region. In some embodiments, the calibration circuitry is configured to obtain the read level offset value internal to the main memory. The calibration circuitry is further configured to output the read level offset value to the controller.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190207&amp;DB=EPODOC&amp;CC=US&amp;NR=2019043592A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190207&amp;DB=EPODOC&amp;CC=US&amp;NR=2019043592A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Alsasua, Gianni S</creatorcontrib><creatorcontrib>Fei, Peng</creatorcontrib><creatorcontrib>Miller, Michael G</creatorcontrib><creatorcontrib>Singidi, Harish R</creatorcontrib><creatorcontrib>Padilla, Renato C</creatorcontrib><creatorcontrib>Besinga, Gary F</creatorcontrib><creatorcontrib>Awusie, Roland J</creatorcontrib><creatorcontrib>Hoei, Jung Sheng</creatorcontrib><creatorcontrib>Muchherla, Kishore Kumar</creatorcontrib><title>MEMORY DEVICES WITH READ LEVEL CALIBRATION</title><description>Several embodiments of memory devices and systems with read level calibration are disclosed herein. In one embodiment, a memory device includes a controller operably coupled to a main memory having at least one memory region and calibration circuitry. The calibration circuitry is operably coupled to the at least one memory region and is configured to determine a read level offset value corresponding to a read level signal of the at least one memory region. In some embodiments, the calibration circuitry is configured to obtain the read level offset value internal to the main memory. The calibration circuitry is further configured to output the read level offset value to the controller.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNDydfX1D4pUcHEN83R2DVYI9wzxUAhydXRR8HENc_VRcHb08XQKcgzx9PfjYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXxocFGBoaWBibGppZGjobGxKkCANiTJX8</recordid><startdate>20190207</startdate><enddate>20190207</enddate><creator>Alsasua, Gianni S</creator><creator>Fei, Peng</creator><creator>Miller, Michael G</creator><creator>Singidi, Harish R</creator><creator>Padilla, Renato C</creator><creator>Besinga, Gary F</creator><creator>Awusie, Roland J</creator><creator>Hoei, Jung Sheng</creator><creator>Muchherla, Kishore Kumar</creator><scope>EVB</scope></search><sort><creationdate>20190207</creationdate><title>MEMORY DEVICES WITH READ LEVEL CALIBRATION</title><author>Alsasua, Gianni S ; Fei, Peng ; Miller, Michael G ; Singidi, Harish R ; Padilla, Renato C ; Besinga, Gary F ; Awusie, Roland J ; Hoei, Jung Sheng ; Muchherla, Kishore Kumar</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2019043592A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Alsasua, Gianni S</creatorcontrib><creatorcontrib>Fei, Peng</creatorcontrib><creatorcontrib>Miller, Michael G</creatorcontrib><creatorcontrib>Singidi, Harish R</creatorcontrib><creatorcontrib>Padilla, Renato C</creatorcontrib><creatorcontrib>Besinga, Gary F</creatorcontrib><creatorcontrib>Awusie, Roland J</creatorcontrib><creatorcontrib>Hoei, Jung Sheng</creatorcontrib><creatorcontrib>Muchherla, Kishore Kumar</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Alsasua, Gianni S</au><au>Fei, Peng</au><au>Miller, Michael G</au><au>Singidi, Harish R</au><au>Padilla, Renato C</au><au>Besinga, Gary F</au><au>Awusie, Roland J</au><au>Hoei, Jung Sheng</au><au>Muchherla, Kishore Kumar</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MEMORY DEVICES WITH READ LEVEL CALIBRATION</title><date>2019-02-07</date><risdate>2019</risdate><abstract>Several embodiments of memory devices and systems with read level calibration are disclosed herein. In one embodiment, a memory device includes a controller operably coupled to a main memory having at least one memory region and calibration circuitry. The calibration circuitry is operably coupled to the at least one memory region and is configured to determine a read level offset value corresponding to a read level signal of the at least one memory region. In some embodiments, the calibration circuitry is configured to obtain the read level offset value internal to the main memory. The calibration circuitry is further configured to output the read level offset value to the controller.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2019043592A1
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title MEMORY DEVICES WITH READ LEVEL CALIBRATION
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T14%3A05%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Alsasua,%20Gianni%20S&rft.date=2019-02-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2019043592A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true