STRAY INDUCTANCE REDUCTION IN PACKAGED SEMICONDUCTOR DEVICES AND MODULES

STRAY INDUCTANCE REDUCTION IN PACKAGED SEMICONDUCTOR DEVICES AND MODULES

In a general aspect, an apparatus can include a first substrate operatively coupled with a second substrate. The apparatus can also include a power supply terminal assembly including a first power supply terminal aligned along a first plane, the first power supply terminal being electrically coupled...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: JONG, Mankyo, LEE, ByoungOk, IM, Seungwon, JEON, Oseob, SON, Joonseo
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator JONG, Mankyo
LEE, ByoungOk
IM, Seungwon
JEON, Oseob
SON, Joonseo
description In a general aspect, an apparatus can include a first substrate operatively coupled with a second substrate. The apparatus can also include a power supply terminal assembly including a first power supply terminal aligned along a first plane, the first power supply terminal being electrically coupled with the first substrate. The power supply terminal assembly can also include a second power supply terminal aligned along a second plane, the second power supply terminal being electrically coupled with the second substrate. The power supply terminal assembly can further include a power supply terminal frame having an isolation portion disposed between the first power supply terminal and the second power supply terminal and a retention portion disposed around a portion of the first power supply terminal and disposed around a portion of the second power supply terminal.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2018254262A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2018254262A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2018254262A13</originalsourceid><addsrcrecordid>eNrjZPAIDglyjFTw9HMJdQ5x9HN2VQhyBTE9_f2AggoBjs7eju6uLgrBrr6ezv5gVf5BCi6uYZ7OrsEKjn4uCr7-LqE-rsE8DKxpiTnFqbxQmptB2c01xNlDN7UgPz61uCAxOTUvtSQ-NNjIwNDCyNTEyMzI0dCYOFUAxDot1g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>STRAY INDUCTANCE REDUCTION IN PACKAGED SEMICONDUCTOR DEVICES AND MODULES</title><source>esp@cenet</source><creator>JONG, Mankyo ; LEE, ByoungOk ; IM, Seungwon ; JEON, Oseob ; SON, Joonseo</creator><creatorcontrib>JONG, Mankyo ; LEE, ByoungOk ; IM, Seungwon ; JEON, Oseob ; SON, Joonseo</creatorcontrib><description>In a general aspect, an apparatus can include a first substrate operatively coupled with a second substrate. The apparatus can also include a power supply terminal assembly including a first power supply terminal aligned along a first plane, the first power supply terminal being electrically coupled with the first substrate. The power supply terminal assembly can also include a second power supply terminal aligned along a second plane, the second power supply terminal being electrically coupled with the second substrate. The power supply terminal assembly can further include a power supply terminal frame having an isolation portion disposed between the first power supply terminal and the second power supply terminal and a retention portion disposed around a portion of the first power supply terminal and disposed around a portion of the second power supply terminal.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2018</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20180906&amp;DB=EPODOC&amp;CC=US&amp;NR=2018254262A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20180906&amp;DB=EPODOC&amp;CC=US&amp;NR=2018254262A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>JONG, Mankyo</creatorcontrib><creatorcontrib>LEE, ByoungOk</creatorcontrib><creatorcontrib>IM, Seungwon</creatorcontrib><creatorcontrib>JEON, Oseob</creatorcontrib><creatorcontrib>SON, Joonseo</creatorcontrib><title>STRAY INDUCTANCE REDUCTION IN PACKAGED SEMICONDUCTOR DEVICES AND MODULES</title><description>In a general aspect, an apparatus can include a first substrate operatively coupled with a second substrate. The apparatus can also include a power supply terminal assembly including a first power supply terminal aligned along a first plane, the first power supply terminal being electrically coupled with the first substrate. The power supply terminal assembly can also include a second power supply terminal aligned along a second plane, the second power supply terminal being electrically coupled with the second substrate. The power supply terminal assembly can further include a power supply terminal frame having an isolation portion disposed between the first power supply terminal and the second power supply terminal and a retention portion disposed around a portion of the first power supply terminal and disposed around a portion of the second power supply terminal.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2018</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPAIDglyjFTw9HMJdQ5x9HN2VQhyBTE9_f2AggoBjs7eju6uLgrBrr6ezv5gVf5BCi6uYZ7OrsEKjn4uCr7-LqE-rsE8DKxpiTnFqbxQmptB2c01xNlDN7UgPz61uCAxOTUvtSQ-NNjIwNDCyNTEyMzI0dCYOFUAxDot1g</recordid><startdate>20180906</startdate><enddate>20180906</enddate><creator>JONG, Mankyo</creator><creator>LEE, ByoungOk</creator><creator>IM, Seungwon</creator><creator>JEON, Oseob</creator><creator>SON, Joonseo</creator><scope>EVB</scope></search><sort><creationdate>20180906</creationdate><title>STRAY INDUCTANCE REDUCTION IN PACKAGED SEMICONDUCTOR DEVICES AND MODULES</title><author>JONG, Mankyo ; LEE, ByoungOk ; IM, Seungwon ; JEON, Oseob ; SON, Joonseo</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2018254262A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2018</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>JONG, Mankyo</creatorcontrib><creatorcontrib>LEE, ByoungOk</creatorcontrib><creatorcontrib>IM, Seungwon</creatorcontrib><creatorcontrib>JEON, Oseob</creatorcontrib><creatorcontrib>SON, Joonseo</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>JONG, Mankyo</au><au>LEE, ByoungOk</au><au>IM, Seungwon</au><au>JEON, Oseob</au><au>SON, Joonseo</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>STRAY INDUCTANCE REDUCTION IN PACKAGED SEMICONDUCTOR DEVICES AND MODULES</title><date>2018-09-06</date><risdate>2018</risdate><abstract>In a general aspect, an apparatus can include a first substrate operatively coupled with a second substrate. The apparatus can also include a power supply terminal assembly including a first power supply terminal aligned along a first plane, the first power supply terminal being electrically coupled with the first substrate. The power supply terminal assembly can also include a second power supply terminal aligned along a second plane, the second power supply terminal being electrically coupled with the second substrate. The power supply terminal assembly can further include a power supply terminal frame having an isolation portion disposed between the first power supply terminal and the second power supply terminal and a retention portion disposed around a portion of the first power supply terminal and disposed around a portion of the second power supply terminal.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2018254262A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title STRAY INDUCTANCE REDUCTION IN PACKAGED SEMICONDUCTOR DEVICES AND MODULES
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T15%3A58%3A06IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=JONG,%20Mankyo&rft.date=2018-09-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2018254262A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true