INTEGRATED CIRCUIT (IC) DESIGN ANALYSIS AND FEATURE EXTRACTION

INTEGRATED CIRCUIT (IC) DESIGN ANALYSIS AND FEATURE EXTRACTION

Various embodiments include approaches for analyzing integrated circuit (IC) designs. In some cases, an approach includes: defining extraction parameters for the design of the IC for each of a set of failure modes; testing the design of the IC for a failure mode in the set of failure modes; identify...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Chidambarrao Dureseti, Jagannathan Basanth, Baiocco Christopher V, Nanjundappa Haraprasad, Chadwick Laura S
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Chidambarrao Dureseti
Jagannathan Basanth
Baiocco Christopher V
Nanjundappa Haraprasad
Chadwick Laura S
description Various embodiments include approaches for analyzing integrated circuit (IC) designs. In some cases, an approach includes: defining extraction parameters for the design of the IC for each of a set of failure modes; testing the design of the IC for a failure mode in the set of failure modes; identifying a defined extraction parameter from the design of the IC for at least one of the set of failure modes; correlating the identified defined extracted parameter and each of the at least one failure mode for the design of the IC; and creating a normalized parameter equation representing the correlation of the identified defined extraction parameter with the at least one failure mode for the design of the IC in numerical form.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2017242952A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2017242952A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2017242952A13</originalsourceid><addsrcrecordid>eNrjZLDz9AtxdQ9yDHF1UXD2DHIO9QxR0PB01lRwcQ32dPdTcPRz9IkM9gwGMlwU3FwdQ0KDXBVcI0KCHJ1DPP39eBhY0xJzilN5oTQ3g7Kba4izh25qQX58anFBYnJqXmpJfGiwkYGhuZGJkaWpkaOhMXGqAN5bKtI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INTEGRATED CIRCUIT (IC) DESIGN ANALYSIS AND FEATURE EXTRACTION</title><source>esp@cenet</source><creator>Chidambarrao Dureseti ; Jagannathan Basanth ; Baiocco Christopher V ; Nanjundappa Haraprasad ; Chadwick Laura S</creator><creatorcontrib>Chidambarrao Dureseti ; Jagannathan Basanth ; Baiocco Christopher V ; Nanjundappa Haraprasad ; Chadwick Laura S</creatorcontrib><description>Various embodiments include approaches for analyzing integrated circuit (IC) designs. In some cases, an approach includes: defining extraction parameters for the design of the IC for each of a set of failure modes; testing the design of the IC for a failure mode in the set of failure modes; identifying a defined extraction parameter from the design of the IC for at least one of the set of failure modes; correlating the identified defined extracted parameter and each of the at least one failure mode for the design of the IC; and creating a normalized parameter equation representing the correlation of the identified defined extraction parameter with the at least one failure mode for the design of the IC in numerical form.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170824&amp;DB=EPODOC&amp;CC=US&amp;NR=2017242952A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170824&amp;DB=EPODOC&amp;CC=US&amp;NR=2017242952A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Chidambarrao Dureseti</creatorcontrib><creatorcontrib>Jagannathan Basanth</creatorcontrib><creatorcontrib>Baiocco Christopher V</creatorcontrib><creatorcontrib>Nanjundappa Haraprasad</creatorcontrib><creatorcontrib>Chadwick Laura S</creatorcontrib><title>INTEGRATED CIRCUIT (IC) DESIGN ANALYSIS AND FEATURE EXTRACTION</title><description>Various embodiments include approaches for analyzing integrated circuit (IC) designs. In some cases, an approach includes: defining extraction parameters for the design of the IC for each of a set of failure modes; testing the design of the IC for a failure mode in the set of failure modes; identifying a defined extraction parameter from the design of the IC for at least one of the set of failure modes; correlating the identified defined extracted parameter and each of the at least one failure mode for the design of the IC; and creating a normalized parameter equation representing the correlation of the identified defined extraction parameter with the at least one failure mode for the design of the IC in numerical form.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDz9AtxdQ9yDHF1UXD2DHIO9QxR0PB01lRwcQ32dPdTcPRz9IkM9gwGMlwU3FwdQ0KDXBVcI0KCHJ1DPP39eBhY0xJzilN5oTQ3g7Kba4izh25qQX58anFBYnJqXmpJfGiwkYGhuZGJkaWpkaOhMXGqAN5bKtI</recordid><startdate>20170824</startdate><enddate>20170824</enddate><creator>Chidambarrao Dureseti</creator><creator>Jagannathan Basanth</creator><creator>Baiocco Christopher V</creator><creator>Nanjundappa Haraprasad</creator><creator>Chadwick Laura S</creator><scope>EVB</scope></search><sort><creationdate>20170824</creationdate><title>INTEGRATED CIRCUIT (IC) DESIGN ANALYSIS AND FEATURE EXTRACTION</title><author>Chidambarrao Dureseti ; Jagannathan Basanth ; Baiocco Christopher V ; Nanjundappa Haraprasad ; Chadwick Laura S</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2017242952A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2017</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Chidambarrao Dureseti</creatorcontrib><creatorcontrib>Jagannathan Basanth</creatorcontrib><creatorcontrib>Baiocco Christopher V</creatorcontrib><creatorcontrib>Nanjundappa Haraprasad</creatorcontrib><creatorcontrib>Chadwick Laura S</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chidambarrao Dureseti</au><au>Jagannathan Basanth</au><au>Baiocco Christopher V</au><au>Nanjundappa Haraprasad</au><au>Chadwick Laura S</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INTEGRATED CIRCUIT (IC) DESIGN ANALYSIS AND FEATURE EXTRACTION</title><date>2017-08-24</date><risdate>2017</risdate><abstract>Various embodiments include approaches for analyzing integrated circuit (IC) designs. In some cases, an approach includes: defining extraction parameters for the design of the IC for each of a set of failure modes; testing the design of the IC for a failure mode in the set of failure modes; identifying a defined extraction parameter from the design of the IC for at least one of the set of failure modes; correlating the identified defined extracted parameter and each of the at least one failure mode for the design of the IC; and creating a normalized parameter equation representing the correlation of the identified defined extraction parameter with the at least one failure mode for the design of the IC in numerical form.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2017242952A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title INTEGRATED CIRCUIT (IC) DESIGN ANALYSIS AND FEATURE EXTRACTION
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T22%3A53%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Chidambarrao%20Dureseti&rft.date=2017-08-24&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2017242952A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true