APPARATUS AND METHOD TO EMULATE A SEQUENCE OF INSTRUCTIONS VIA PARALLEL PROCESSORS
Instruction-execution processors each execute a first instruction. A control processor converts a second instruction to be emulated into the first instruction, and enters the converted first instruction into the instruction-execution processors. In a parallel-execution period, each instruction-execu...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | TOYODA Yuta Itou Shigeki |
| description | Instruction-execution processors each execute a first instruction. A control processor converts a second instruction to be emulated into the first instruction, and enters the converted first instruction into the instruction-execution processors. In a parallel-execution period, each instruction-execution processor executes a writing-access instruction or a reading-access instruction to a memory, suspends writing of data into the memory caused by the writing-access instruction, and retains an execution history of the writing-access instruction and the reading-access instruction. The control processor selects one of instruction-execution processors in which addresses of the memory access instructions conflict with each other, causes the selected instruction-execution processor to complete the writing of the data into the memory, enters first instructions to be executed in a next parallel-execution period into the selected instruction-execution processor, and causes another instruction-execution processor to re-execute first instructions executed by the other instruction-execution processors in the parallel-execution period, in the next parallel-execution period. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2017024211A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2017024211A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2017024211A13</originalsourceid><addsrcrecordid>eNqNy7EKwjAQgOEsDqK-w4Gz0ETB-UivNJAmMXdxLUXiJFqo748IPoDTv3z_WmVMCTNKYcDQwkDSxxYkAg3FoxAgMF0KBUsQO3CBJRcrLgaGq0P4zt6Th5SjJeaYeatW9-mx1N2vG7XvSGx_qPNrrMs83eqzvsfCptHnxpyM1qiP_6kPkaIwjg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>APPARATUS AND METHOD TO EMULATE A SEQUENCE OF INSTRUCTIONS VIA PARALLEL PROCESSORS</title><source>esp@cenet</source><creator>TOYODA Yuta ; Itou Shigeki</creator><creatorcontrib>TOYODA Yuta ; Itou Shigeki</creatorcontrib><description>Instruction-execution processors each execute a first instruction. A control processor converts a second instruction to be emulated into the first instruction, and enters the converted first instruction into the instruction-execution processors. In a parallel-execution period, each instruction-execution processor executes a writing-access instruction or a reading-access instruction to a memory, suspends writing of data into the memory caused by the writing-access instruction, and retains an execution history of the writing-access instruction and the reading-access instruction. The control processor selects one of instruction-execution processors in which addresses of the memory access instructions conflict with each other, causes the selected instruction-execution processor to complete the writing of the data into the memory, enters first instructions to be executed in a next parallel-execution period into the selected instruction-execution processor, and causes another instruction-execution processor to re-execute first instructions executed by the other instruction-execution processors in the parallel-execution period, in the next parallel-execution period.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170126&DB=EPODOC&CC=US&NR=2017024211A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170126&DB=EPODOC&CC=US&NR=2017024211A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TOYODA Yuta</creatorcontrib><creatorcontrib>Itou Shigeki</creatorcontrib><title>APPARATUS AND METHOD TO EMULATE A SEQUENCE OF INSTRUCTIONS VIA PARALLEL PROCESSORS</title><description>Instruction-execution processors each execute a first instruction. A control processor converts a second instruction to be emulated into the first instruction, and enters the converted first instruction into the instruction-execution processors. In a parallel-execution period, each instruction-execution processor executes a writing-access instruction or a reading-access instruction to a memory, suspends writing of data into the memory caused by the writing-access instruction, and retains an execution history of the writing-access instruction and the reading-access instruction. The control processor selects one of instruction-execution processors in which addresses of the memory access instructions conflict with each other, causes the selected instruction-execution processor to complete the writing of the data into the memory, enters first instructions to be executed in a next parallel-execution period into the selected instruction-execution processor, and causes another instruction-execution processor to re-execute first instructions executed by the other instruction-execution processors in the parallel-execution period, in the next parallel-execution period.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNy7EKwjAQgOEsDqK-w4Gz0ETB-UivNJAmMXdxLUXiJFqo748IPoDTv3z_WmVMCTNKYcDQwkDSxxYkAg3FoxAgMF0KBUsQO3CBJRcrLgaGq0P4zt6Th5SjJeaYeatW9-mx1N2vG7XvSGx_qPNrrMs83eqzvsfCptHnxpyM1qiP_6kPkaIwjg</recordid><startdate>20170126</startdate><enddate>20170126</enddate><creator>TOYODA Yuta</creator><creator>Itou Shigeki</creator><scope>EVB</scope></search><sort><creationdate>20170126</creationdate><title>APPARATUS AND METHOD TO EMULATE A SEQUENCE OF INSTRUCTIONS VIA PARALLEL PROCESSORS</title><author>TOYODA Yuta ; Itou Shigeki</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2017024211A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2017</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>TOYODA Yuta</creatorcontrib><creatorcontrib>Itou Shigeki</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TOYODA Yuta</au><au>Itou Shigeki</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>APPARATUS AND METHOD TO EMULATE A SEQUENCE OF INSTRUCTIONS VIA PARALLEL PROCESSORS</title><date>2017-01-26</date><risdate>2017</risdate><abstract>Instruction-execution processors each execute a first instruction. A control processor converts a second instruction to be emulated into the first instruction, and enters the converted first instruction into the instruction-execution processors. In a parallel-execution period, each instruction-execution processor executes a writing-access instruction or a reading-access instruction to a memory, suspends writing of data into the memory caused by the writing-access instruction, and retains an execution history of the writing-access instruction and the reading-access instruction. The control processor selects one of instruction-execution processors in which addresses of the memory access instructions conflict with each other, causes the selected instruction-execution processor to complete the writing of the data into the memory, enters first instructions to be executed in a next parallel-execution period into the selected instruction-execution processor, and causes another instruction-execution processor to re-execute first instructions executed by the other instruction-execution processors in the parallel-execution period, in the next parallel-execution period.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2017024211A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | APPARATUS AND METHOD TO EMULATE A SEQUENCE OF INSTRUCTIONS VIA PARALLEL PROCESSORS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T11%3A15%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TOYODA%20Yuta&rft.date=2017-01-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2017024211A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |