SYNCHRONIZATION CIRCUITRY, COMMON PUBLIC RADIO INTERFACE ENABLE DEVICE, AND A METHOD OF SYNCHRONIZING A SYNCHRONIZED CLOCK SIGNAL OF A SECOND TRANSCEIVER TO A CLOCK OF A FIRST TRANSCEIVER

A controller device can control the time of a slave sub-system in a chain in a base station system. The controller device comprises a slave transceiver for receiving/transmitting from/to a master sub-system, and a synchronization device for synchronizing a clock of the slave transceiver to a clock of the master sub-system based on the received signal received from the master sub-system. The synchronization circuitry comprises a clock input port for receiving an external clock signal from an external clock generator. At a received signal input port the received signal can be received from the master transceiver. A tracking loop couples the received signal input and the second phase input to a control input of a controllable PLL, for providing a negative feedback which controls a phase and/or frequency of the feedback signal to counter the phase and or frequency error between the external clock signal and the received signal.