RECESSED SEMICONDUCTOR SUBSTRATES AND ASSOCIATED TECHNIQUES
Embodiments of the present disclosure provide a method, comprising providing a semiconductor substrate having (i) a first surface and (ii) a second surface that is disposed opposite to the first surface, forming one or more vias in the first surface of the semiconductor substrate, the one or more vi...
Gespeichert in:
| Hauptverfasser: | , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | LIOU SHIANN-MING WEI CHIENUAN CHEN ROAWEN WU ALBERT CHANG RUNZI WU SCOTT HAN CHUNG CHYUNG (JUSTIN) CHENG CHUANNG |
| description | Embodiments of the present disclosure provide a method, comprising providing a semiconductor substrate having (i) a first surface and (ii) a second surface that is disposed opposite to the first surface, forming one or more vias in the first surface of the semiconductor substrate, the one or more vias initially passing through only a portion of the semiconductor substrate without reaching the second surface, forming a dielectric film on the first surface of the semiconductor substrate, forming a redistribution layer on the dielectric film, the redistribution layer being electrically coupled to the one or more vias, coupling one or more dies to the redistribution layer, forming a molding compound to encapsulate at least a portion of the one or more dies, and recessing the second surface of the semiconductor substrate to expose the one or more vias. Other embodiments may be described and/or claimed. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2015279806A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2015279806A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2015279806A13</originalsourceid><addsrcrecordid>eNrjZLAOcnV2DQ52dVEIdvX1dPb3cwl1DvEPUggOdQoOCXIMcQ1WcPRzUXAMDvZ39gRyXRRCXJ09_DwDQ12DeRhY0xJzilN5oTQ3g7Kba4izh25qQX58anFBYnJqXmpJfGiwkYGhqZG5pYWBmaOhMXGqALTZKq8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>RECESSED SEMICONDUCTOR SUBSTRATES AND ASSOCIATED TECHNIQUES</title><source>esp@cenet</source><creator>LIOU SHIANN-MING ; WEI CHIENUAN ; CHEN ROAWEN ; WU ALBERT ; CHANG RUNZI ; WU SCOTT ; HAN CHUNG CHYUNG (JUSTIN) ; CHENG CHUANNG</creator><creatorcontrib>LIOU SHIANN-MING ; WEI CHIENUAN ; CHEN ROAWEN ; WU ALBERT ; CHANG RUNZI ; WU SCOTT ; HAN CHUNG CHYUNG (JUSTIN) ; CHENG CHUANNG</creatorcontrib><description>Embodiments of the present disclosure provide a method, comprising providing a semiconductor substrate having (i) a first surface and (ii) a second surface that is disposed opposite to the first surface, forming one or more vias in the first surface of the semiconductor substrate, the one or more vias initially passing through only a portion of the semiconductor substrate without reaching the second surface, forming a dielectric film on the first surface of the semiconductor substrate, forming a redistribution layer on the dielectric film, the redistribution layer being electrically coupled to the one or more vias, coupling one or more dies to the redistribution layer, forming a molding compound to encapsulate at least a portion of the one or more dies, and recessing the second surface of the semiconductor substrate to expose the one or more vias. Other embodiments may be described and/or claimed.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20151001&DB=EPODOC&CC=US&NR=2015279806A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20151001&DB=EPODOC&CC=US&NR=2015279806A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LIOU SHIANN-MING</creatorcontrib><creatorcontrib>WEI CHIENUAN</creatorcontrib><creatorcontrib>CHEN ROAWEN</creatorcontrib><creatorcontrib>WU ALBERT</creatorcontrib><creatorcontrib>CHANG RUNZI</creatorcontrib><creatorcontrib>WU SCOTT</creatorcontrib><creatorcontrib>HAN CHUNG CHYUNG (JUSTIN)</creatorcontrib><creatorcontrib>CHENG CHUANNG</creatorcontrib><title>RECESSED SEMICONDUCTOR SUBSTRATES AND ASSOCIATED TECHNIQUES</title><description>Embodiments of the present disclosure provide a method, comprising providing a semiconductor substrate having (i) a first surface and (ii) a second surface that is disposed opposite to the first surface, forming one or more vias in the first surface of the semiconductor substrate, the one or more vias initially passing through only a portion of the semiconductor substrate without reaching the second surface, forming a dielectric film on the first surface of the semiconductor substrate, forming a redistribution layer on the dielectric film, the redistribution layer being electrically coupled to the one or more vias, coupling one or more dies to the redistribution layer, forming a molding compound to encapsulate at least a portion of the one or more dies, and recessing the second surface of the semiconductor substrate to expose the one or more vias. Other embodiments may be described and/or claimed.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAOcnV2DQ52dVEIdvX1dPb3cwl1DvEPUggOdQoOCXIMcQ1WcPRzUXAMDvZ39gRyXRRCXJ09_DwDQ12DeRhY0xJzilN5oTQ3g7Kba4izh25qQX58anFBYnJqXmpJfGiwkYGhqZG5pYWBmaOhMXGqALTZKq8</recordid><startdate>20151001</startdate><enddate>20151001</enddate><creator>LIOU SHIANN-MING</creator><creator>WEI CHIENUAN</creator><creator>CHEN ROAWEN</creator><creator>WU ALBERT</creator><creator>CHANG RUNZI</creator><creator>WU SCOTT</creator><creator>HAN CHUNG CHYUNG (JUSTIN)</creator><creator>CHENG CHUANNG</creator><scope>EVB</scope></search><sort><creationdate>20151001</creationdate><title>RECESSED SEMICONDUCTOR SUBSTRATES AND ASSOCIATED TECHNIQUES</title><author>LIOU SHIANN-MING ; WEI CHIENUAN ; CHEN ROAWEN ; WU ALBERT ; CHANG RUNZI ; WU SCOTT ; HAN CHUNG CHYUNG (JUSTIN) ; CHENG CHUANNG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2015279806A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LIOU SHIANN-MING</creatorcontrib><creatorcontrib>WEI CHIENUAN</creatorcontrib><creatorcontrib>CHEN ROAWEN</creatorcontrib><creatorcontrib>WU ALBERT</creatorcontrib><creatorcontrib>CHANG RUNZI</creatorcontrib><creatorcontrib>WU SCOTT</creatorcontrib><creatorcontrib>HAN CHUNG CHYUNG (JUSTIN)</creatorcontrib><creatorcontrib>CHENG CHUANNG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LIOU SHIANN-MING</au><au>WEI CHIENUAN</au><au>CHEN ROAWEN</au><au>WU ALBERT</au><au>CHANG RUNZI</au><au>WU SCOTT</au><au>HAN CHUNG CHYUNG (JUSTIN)</au><au>CHENG CHUANNG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>RECESSED SEMICONDUCTOR SUBSTRATES AND ASSOCIATED TECHNIQUES</title><date>2015-10-01</date><risdate>2015</risdate><abstract>Embodiments of the present disclosure provide a method, comprising providing a semiconductor substrate having (i) a first surface and (ii) a second surface that is disposed opposite to the first surface, forming one or more vias in the first surface of the semiconductor substrate, the one or more vias initially passing through only a portion of the semiconductor substrate without reaching the second surface, forming a dielectric film on the first surface of the semiconductor substrate, forming a redistribution layer on the dielectric film, the redistribution layer being electrically coupled to the one or more vias, coupling one or more dies to the redistribution layer, forming a molding compound to encapsulate at least a portion of the one or more dies, and recessing the second surface of the semiconductor substrate to expose the one or more vias. Other embodiments may be described and/or claimed.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2015279806A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | RECESSED SEMICONDUCTOR SUBSTRATES AND ASSOCIATED TECHNIQUES |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T04%3A28%3A04IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LIOU%20SHIANN-MING&rft.date=2015-10-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2015279806A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |