CACHE MEMORY DATA COMPRESSION AND DECOMPRESSION
A cache memory data compression and decompression technique is described. A processor device includes a memory controller unit (MCU) coupled to a main memory and a cache memory. The MCU includes a cache memory data compression and decompression module that compresses data received from the main memo...
Gespeichert in:
| Hauptverfasser: | , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | AGUILAR ARREOLA MANUEL A MARRUGO MARGARETH E ALAMELDEEN ALAA R PUDAR STEVEN D BALLAPURAM CHINNAKRISHNAN COORAY NIRANJAN L GAUR JAYESH |
| description | A cache memory data compression and decompression technique is described. A processor device includes a memory controller unit (MCU) coupled to a main memory and a cache memory. The MCU includes a cache memory data compression and decompression module that compresses data received from the main memory. The compressed data may then be stored in the cache memory. The cache memory data compression and decompression module may also decompress data that is stored in the cache memory. For example, in response to a cache hit for data requested by a processor, the compressed data in the cache memory may be decompressed and subsequently read or operated upon by the processor. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2015178214A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2015178214A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2015178214A13</originalsourceid><addsrcrecordid>eNrjZNB3dnT2cFXwdfX1D4pUcHEMcVRw9vcNCHINDvb091Nw9HNRcHFFEuFhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhqaG5hZGhiaOhsbEqQIAmUwm7w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CACHE MEMORY DATA COMPRESSION AND DECOMPRESSION</title><source>esp@cenet</source><creator>AGUILAR ARREOLA MANUEL A ; MARRUGO MARGARETH E ; ALAMELDEEN ALAA R ; PUDAR STEVEN D ; BALLAPURAM CHINNAKRISHNAN ; COORAY NIRANJAN L ; GAUR JAYESH</creator><creatorcontrib>AGUILAR ARREOLA MANUEL A ; MARRUGO MARGARETH E ; ALAMELDEEN ALAA R ; PUDAR STEVEN D ; BALLAPURAM CHINNAKRISHNAN ; COORAY NIRANJAN L ; GAUR JAYESH</creatorcontrib><description>A cache memory data compression and decompression technique is described. A processor device includes a memory controller unit (MCU) coupled to a main memory and a cache memory. The MCU includes a cache memory data compression and decompression module that compresses data received from the main memory. The compressed data may then be stored in the cache memory. The cache memory data compression and decompression module may also decompress data that is stored in the cache memory. For example, in response to a cache hit for data requested by a processor, the compressed data in the cache memory may be decompressed and subsequently read or operated upon by the processor.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150625&DB=EPODOC&CC=US&NR=2015178214A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150625&DB=EPODOC&CC=US&NR=2015178214A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>AGUILAR ARREOLA MANUEL A</creatorcontrib><creatorcontrib>MARRUGO MARGARETH E</creatorcontrib><creatorcontrib>ALAMELDEEN ALAA R</creatorcontrib><creatorcontrib>PUDAR STEVEN D</creatorcontrib><creatorcontrib>BALLAPURAM CHINNAKRISHNAN</creatorcontrib><creatorcontrib>COORAY NIRANJAN L</creatorcontrib><creatorcontrib>GAUR JAYESH</creatorcontrib><title>CACHE MEMORY DATA COMPRESSION AND DECOMPRESSION</title><description>A cache memory data compression and decompression technique is described. A processor device includes a memory controller unit (MCU) coupled to a main memory and a cache memory. The MCU includes a cache memory data compression and decompression module that compresses data received from the main memory. The compressed data may then be stored in the cache memory. The cache memory data compression and decompression module may also decompress data that is stored in the cache memory. For example, in response to a cache hit for data requested by a processor, the compressed data in the cache memory may be decompressed and subsequently read or operated upon by the processor.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNB3dnT2cFXwdfX1D4pUcHEMcVRw9vcNCHINDvb091Nw9HNRcHFFEuFhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhqaG5hZGhiaOhsbEqQIAmUwm7w</recordid><startdate>20150625</startdate><enddate>20150625</enddate><creator>AGUILAR ARREOLA MANUEL A</creator><creator>MARRUGO MARGARETH E</creator><creator>ALAMELDEEN ALAA R</creator><creator>PUDAR STEVEN D</creator><creator>BALLAPURAM CHINNAKRISHNAN</creator><creator>COORAY NIRANJAN L</creator><creator>GAUR JAYESH</creator><scope>EVB</scope></search><sort><creationdate>20150625</creationdate><title>CACHE MEMORY DATA COMPRESSION AND DECOMPRESSION</title><author>AGUILAR ARREOLA MANUEL A ; MARRUGO MARGARETH E ; ALAMELDEEN ALAA R ; PUDAR STEVEN D ; BALLAPURAM CHINNAKRISHNAN ; COORAY NIRANJAN L ; GAUR JAYESH</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2015178214A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>AGUILAR ARREOLA MANUEL A</creatorcontrib><creatorcontrib>MARRUGO MARGARETH E</creatorcontrib><creatorcontrib>ALAMELDEEN ALAA R</creatorcontrib><creatorcontrib>PUDAR STEVEN D</creatorcontrib><creatorcontrib>BALLAPURAM CHINNAKRISHNAN</creatorcontrib><creatorcontrib>COORAY NIRANJAN L</creatorcontrib><creatorcontrib>GAUR JAYESH</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>AGUILAR ARREOLA MANUEL A</au><au>MARRUGO MARGARETH E</au><au>ALAMELDEEN ALAA R</au><au>PUDAR STEVEN D</au><au>BALLAPURAM CHINNAKRISHNAN</au><au>COORAY NIRANJAN L</au><au>GAUR JAYESH</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CACHE MEMORY DATA COMPRESSION AND DECOMPRESSION</title><date>2015-06-25</date><risdate>2015</risdate><abstract>A cache memory data compression and decompression technique is described. A processor device includes a memory controller unit (MCU) coupled to a main memory and a cache memory. The MCU includes a cache memory data compression and decompression module that compresses data received from the main memory. The compressed data may then be stored in the cache memory. The cache memory data compression and decompression module may also decompress data that is stored in the cache memory. For example, in response to a cache hit for data requested by a processor, the compressed data in the cache memory may be decompressed and subsequently read or operated upon by the processor.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2015178214A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | CACHE MEMORY DATA COMPRESSION AND DECOMPRESSION |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T05%3A32%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=AGUILAR%20ARREOLA%20MANUEL%20A&rft.date=2015-06-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2015178214A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |