MULTIPLE LEVEL REDISTRIBUTION LAYER FOR MULTIPLE CHIP INTEGRATION

A package with multiple chips and a shared redistribution layer is described. In one example, a first and a second die are formed where the first and the second die each have a different height. The dies are placed on a substrate. The first, the second, or both dies are ground so that the first and...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	GOETZ EDMUND, MOLZER WOLFGANG, MEMMLER BERND, MAHNKOPF REINHARD
Format:	Patent
Sprache:	eng
Schlagworte:	BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	GOETZ EDMUND MOLZER WOLFGANG MEMMLER BERND MAHNKOPF REINHARD
description	A package with multiple chips and a shared redistribution layer is described. In one example, a first and a second die are formed where the first and the second die each have a different height. The dies are placed on a substrate. The first, the second, or both dies are ground so that the first and the second die are about the same height. Layers, such as redistribution layers are formed over both the first and the second die at the same time using a single process, and the first and the second die and the formed layers are packaged.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2015001713A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2015001713A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2015001713A13</originalsourceid><addsrcrecordid>eNrjZHD0DfUJ8QzwcVXwcQ1z9VEIcnXxDA4J8nQKDfH091PwcYx0DVJw8w9SgKtz9vAMUPD0C3F1D3IEqeFhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhqYGBobmhsaOhsbEqQIAuV8sNw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MULTIPLE LEVEL REDISTRIBUTION LAYER FOR MULTIPLE CHIP INTEGRATION</title><source>esp@cenet</source><creator>GOETZ EDMUND ; MOLZER WOLFGANG ; MEMMLER BERND ; MAHNKOPF REINHARD</creator><creatorcontrib>GOETZ EDMUND ; MOLZER WOLFGANG ; MEMMLER BERND ; MAHNKOPF REINHARD</creatorcontrib><description>A package with multiple chips and a shared redistribution layer is described. In one example, a first and a second die are formed where the first and the second die each have a different height. The dies are placed on a substrate. The first, the second, or both dies are ground so that the first and the second die are about the same height. Layers, such as redistribution layers are formed over both the first and the second die at the same time using a single process, and the first and the second die and the formed layers are packaged.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150101&DB=EPODOC&CC=US&NR=2015001713A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150101&DB=EPODOC&CC=US&NR=2015001713A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GOETZ EDMUND</creatorcontrib><creatorcontrib>MOLZER WOLFGANG</creatorcontrib><creatorcontrib>MEMMLER BERND</creatorcontrib><creatorcontrib>MAHNKOPF REINHARD</creatorcontrib><title>MULTIPLE LEVEL REDISTRIBUTION LAYER FOR MULTIPLE CHIP INTEGRATION</title><description>A package with multiple chips and a shared redistribution layer is described. In one example, a first and a second die are formed where the first and the second die each have a different height. The dies are placed on a substrate. The first, the second, or both dies are ground so that the first and the second die are about the same height. Layers, such as redistribution layers are formed over both the first and the second die at the same time using a single process, and the first and the second die and the formed layers are packaged.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHD0DfUJ8QzwcVXwcQ1z9VEIcnXxDA4J8nQKDfH091PwcYx0DVJw8w9SgKtz9vAMUPD0C3F1D3IEqeFhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhqYGBobmhsaOhsbEqQIAuV8sNw</recordid><startdate>20150101</startdate><enddate>20150101</enddate><creator>GOETZ EDMUND</creator><creator>MOLZER WOLFGANG</creator><creator>MEMMLER BERND</creator><creator>MAHNKOPF REINHARD</creator><scope>EVB</scope></search><sort><creationdate>20150101</creationdate><title>MULTIPLE LEVEL REDISTRIBUTION LAYER FOR MULTIPLE CHIP INTEGRATION</title><author>GOETZ EDMUND ; MOLZER WOLFGANG ; MEMMLER BERND ; MAHNKOPF REINHARD</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2015001713A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2015</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>GOETZ EDMUND</creatorcontrib><creatorcontrib>MOLZER WOLFGANG</creatorcontrib><creatorcontrib>MEMMLER BERND</creatorcontrib><creatorcontrib>MAHNKOPF REINHARD</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GOETZ EDMUND</au><au>MOLZER WOLFGANG</au><au>MEMMLER BERND</au><au>MAHNKOPF REINHARD</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MULTIPLE LEVEL REDISTRIBUTION LAYER FOR MULTIPLE CHIP INTEGRATION</title><date>2015-01-01</date><risdate>2015</risdate><abstract>A package with multiple chips and a shared redistribution layer is described. In one example, a first and a second die are formed where the first and the second die each have a different height. The dies are placed on a substrate. The first, the second, or both dies are ground so that the first and the second die are about the same height. Layers, such as redistribution layers are formed over both the first and the second die at the same time using a single process, and the first and the second die and the formed layers are packaged.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US2015001713A1
source	esp@cenet
subjects	BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES
title	MULTIPLE LEVEL REDISTRIBUTION LAYER FOR MULTIPLE CHIP INTEGRATION
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T07%3A08%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GOETZ%20EDMUND&rft.date=2015-01-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2015001713A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true