HARDWARE UNIT FOR FAST SAH-OPTIMIZED BVH CONSTRUTION

A graphics data processing architecture is disclosed for constructing a hierarchically-ordered acceleration data structure in a rendering process. The architecture includes at least first and second builder modules, connected to one another and respectively configured for building a plurality of upp...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	MANZKE MICHAEL, DOYLE MICHAEL JOHN, FOWLER COLIN
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING IMAGE DATA PROCESSING OR GENERATION, IN GENERAL PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	MANZKE MICHAEL DOYLE MICHAEL JOHN FOWLER COLIN
description	A graphics data processing architecture is disclosed for constructing a hierarchically-ordered acceleration data structure in a rendering process. The architecture includes at least first and second builder modules, connected to one another and respectively configured for building a plurality of upper and lower hierarchical levels of the data structure. Each builder module comprises at least one memory interface with at least a pair of memories; at least two partitioning units, each connected to one respective of the pairs of memories; at least three binning units connected with each partitioning unit and the memory interface, one binning unit for each of the threes axes X, Y and Z of a three-dimensional graphics scene; and a plurality of calculating modules connected with the binning units for calculating a computing cost associated with each of a plurality of splits from a splitting plane and for outputting data representative of a lowest cost split.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2014340412A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2014340412A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2014340412A13</originalsourceid><addsrcrecordid>eNrjZDDxcAxyCXcMclUI9fMMUXDzD1JwcwwOUQh29ND1Dwjx9PWMcnVRcArzUHD29wsOCQoN8fT342FgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgaGJsYmBiaGRo6GxsSpAgBujChi</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>HARDWARE UNIT FOR FAST SAH-OPTIMIZED BVH CONSTRUTION</title><source>esp@cenet</source><creator>MANZKE MICHAEL ; DOYLE MICHAEL JOHN ; FOWLER COLIN</creator><creatorcontrib>MANZKE MICHAEL ; DOYLE MICHAEL JOHN ; FOWLER COLIN</creatorcontrib><description>A graphics data processing architecture is disclosed for constructing a hierarchically-ordered acceleration data structure in a rendering process. The architecture includes at least first and second builder modules, connected to one another and respectively configured for building a plurality of upper and lower hierarchical levels of the data structure. Each builder module comprises at least one memory interface with at least a pair of memories; at least two partitioning units, each connected to one respective of the pairs of memories; at least three binning units connected with each partitioning unit and the memory interface, one binning unit for each of the threes axes X, Y and Z of a three-dimensional graphics scene; and a plurality of calculating modules connected with the binning units for calculating a computing cost associated with each of a plurality of splits from a splitting plane and for outputting data representative of a lowest cost split.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; IMAGE DATA PROCESSING OR GENERATION, IN GENERAL ; PHYSICS</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20141120&DB=EPODOC&CC=US&NR=2014340412A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20141120&DB=EPODOC&CC=US&NR=2014340412A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MANZKE MICHAEL</creatorcontrib><creatorcontrib>DOYLE MICHAEL JOHN</creatorcontrib><creatorcontrib>FOWLER COLIN</creatorcontrib><title>HARDWARE UNIT FOR FAST SAH-OPTIMIZED BVH CONSTRUTION</title><description>A graphics data processing architecture is disclosed for constructing a hierarchically-ordered acceleration data structure in a rendering process. The architecture includes at least first and second builder modules, connected to one another and respectively configured for building a plurality of upper and lower hierarchical levels of the data structure. Each builder module comprises at least one memory interface with at least a pair of memories; at least two partitioning units, each connected to one respective of the pairs of memories; at least three binning units connected with each partitioning unit and the memory interface, one binning unit for each of the threes axes X, Y and Z of a three-dimensional graphics scene; and a plurality of calculating modules connected with the binning units for calculating a computing cost associated with each of a plurality of splits from a splitting plane and for outputting data representative of a lowest cost split.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDDxcAxyCXcMclUI9fMMUXDzD1JwcwwOUQh29ND1Dwjx9PWMcnVRcArzUHD29wsOCQoN8fT342FgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgaGJsYmBiaGRo6GxsSpAgBujChi</recordid><startdate>20141120</startdate><enddate>20141120</enddate><creator>MANZKE MICHAEL</creator><creator>DOYLE MICHAEL JOHN</creator><creator>FOWLER COLIN</creator><scope>EVB</scope></search><sort><creationdate>20141120</creationdate><title>HARDWARE UNIT FOR FAST SAH-OPTIMIZED BVH CONSTRUTION</title><author>MANZKE MICHAEL ; DOYLE MICHAEL JOHN ; FOWLER COLIN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2014340412A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>MANZKE MICHAEL</creatorcontrib><creatorcontrib>DOYLE MICHAEL JOHN</creatorcontrib><creatorcontrib>FOWLER COLIN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MANZKE MICHAEL</au><au>DOYLE MICHAEL JOHN</au><au>FOWLER COLIN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>HARDWARE UNIT FOR FAST SAH-OPTIMIZED BVH CONSTRUTION</title><date>2014-11-20</date><risdate>2014</risdate><abstract>A graphics data processing architecture is disclosed for constructing a hierarchically-ordered acceleration data structure in a rendering process. The architecture includes at least first and second builder modules, connected to one another and respectively configured for building a plurality of upper and lower hierarchical levels of the data structure. Each builder module comprises at least one memory interface with at least a pair of memories; at least two partitioning units, each connected to one respective of the pairs of memories; at least three binning units connected with each partitioning unit and the memory interface, one binning unit for each of the threes axes X, Y and Z of a three-dimensional graphics scene; and a plurality of calculating modules connected with the binning units for calculating a computing cost associated with each of a plurality of splits from a splitting plane and for outputting data representative of a lowest cost split.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US2014340412A1
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING IMAGE DATA PROCESSING OR GENERATION, IN GENERAL PHYSICS
title	HARDWARE UNIT FOR FAST SAH-OPTIMIZED BVH CONSTRUTION
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-20T05%3A26%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MANZKE%20MICHAEL&rft.date=2014-11-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2014340412A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true