CIRCUIT BOARD WITH REDUCED ADHESIVE OVERFLOW AND CIRCUIT STRUCTURE THEREOF
A circuit board with reduced adhesive overflow includes a substrate and a conductive layer. The conductive layer is disposed on the substrate. The conductive layer includes a hole, a first placement area and a second placement area. The hole is used for forming a cavity with the substrate. The first...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | PENG PO-HSIUNG CHANG TZ-LIANG |
| description | A circuit board with reduced adhesive overflow includes a substrate and a conductive layer. The conductive layer is disposed on the substrate. The conductive layer includes a hole, a first placement area and a second placement area. The hole is used for forming a cavity with the substrate. The first placement area is used for the first electronic element to be fixedly connected onto the circuit board through the first contact surface. The second placement area is used for the second electronic element to be fixedly connected onto the circuit board through the second contact surface. An adjacent place of the first placement area and the second placement area and the hole are overlapped. The cavity is used to accommodate the conductive adhesive for fixedly connecting the first electronic element and the second electronic element. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2014029223A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2014029223A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2014029223A13</originalsourceid><addsrcrecordid>eNrjZPBy9gxyDvUMUXDydwxyUQj3DPFQCHJ1CXV2dVFwdPFwDfYMc1XwD3MNcvPxD1dw9HNRgGkIDgkKdQ4JDXJVCPFwDXL1d-NhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhiYGRpZGRsaOhsbEqQIAHlcuaw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CIRCUIT BOARD WITH REDUCED ADHESIVE OVERFLOW AND CIRCUIT STRUCTURE THEREOF</title><source>esp@cenet</source><creator>PENG PO-HSIUNG ; CHANG TZ-LIANG</creator><creatorcontrib>PENG PO-HSIUNG ; CHANG TZ-LIANG</creatorcontrib><description>A circuit board with reduced adhesive overflow includes a substrate and a conductive layer. The conductive layer is disposed on the substrate. The conductive layer includes a hole, a first placement area and a second placement area. The hole is used for forming a cavity with the substrate. The first placement area is used for the first electronic element to be fixedly connected onto the circuit board through the first contact surface. The second placement area is used for the second electronic element to be fixedly connected onto the circuit board through the second contact surface. An adjacent place of the first placement area and the second placement area and the hole are overlapped. The cavity is used to accommodate the conductive adhesive for fixedly connecting the first electronic element and the second electronic element.</description><language>eng</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS</subject><creationdate>2014</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140130&DB=EPODOC&CC=US&NR=2014029223A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20140130&DB=EPODOC&CC=US&NR=2014029223A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PENG PO-HSIUNG</creatorcontrib><creatorcontrib>CHANG TZ-LIANG</creatorcontrib><title>CIRCUIT BOARD WITH REDUCED ADHESIVE OVERFLOW AND CIRCUIT STRUCTURE THEREOF</title><description>A circuit board with reduced adhesive overflow includes a substrate and a conductive layer. The conductive layer is disposed on the substrate. The conductive layer includes a hole, a first placement area and a second placement area. The hole is used for forming a cavity with the substrate. The first placement area is used for the first electronic element to be fixedly connected onto the circuit board through the first contact surface. The second placement area is used for the second electronic element to be fixedly connected onto the circuit board through the second contact surface. An adjacent place of the first placement area and the second placement area and the hole are overlapped. The cavity is used to accommodate the conductive adhesive for fixedly connecting the first electronic element and the second electronic element.</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2014</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPBy9gxyDvUMUXDydwxyUQj3DPFQCHJ1CXV2dVFwdPFwDfYMc1XwD3MNcvPxD1dw9HNRgGkIDgkKdQ4JDXJVCPFwDXL1d-NhYE1LzClO5YXS3AzKbq4hzh66qQX58anFBYnJqXmpJfGhwUYGhiYGRpZGRsaOhsbEqQIAHlcuaw</recordid><startdate>20140130</startdate><enddate>20140130</enddate><creator>PENG PO-HSIUNG</creator><creator>CHANG TZ-LIANG</creator><scope>EVB</scope></search><sort><creationdate>20140130</creationdate><title>CIRCUIT BOARD WITH REDUCED ADHESIVE OVERFLOW AND CIRCUIT STRUCTURE THEREOF</title><author>PENG PO-HSIUNG ; CHANG TZ-LIANG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2014029223A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2014</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>PENG PO-HSIUNG</creatorcontrib><creatorcontrib>CHANG TZ-LIANG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PENG PO-HSIUNG</au><au>CHANG TZ-LIANG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CIRCUIT BOARD WITH REDUCED ADHESIVE OVERFLOW AND CIRCUIT STRUCTURE THEREOF</title><date>2014-01-30</date><risdate>2014</risdate><abstract>A circuit board with reduced adhesive overflow includes a substrate and a conductive layer. The conductive layer is disposed on the substrate. The conductive layer includes a hole, a first placement area and a second placement area. The hole is used for forming a cavity with the substrate. The first placement area is used for the first electronic element to be fixedly connected onto the circuit board through the first contact surface. The second placement area is used for the second electronic element to be fixedly connected onto the circuit board through the second contact surface. An adjacent place of the first placement area and the second placement area and the hole are overlapped. The cavity is used to accommodate the conductive adhesive for fixedly connecting the first electronic element and the second electronic element.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2014029223A1 |
| source | esp@cenet |
| subjects | CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS |
| title | CIRCUIT BOARD WITH REDUCED ADHESIVE OVERFLOW AND CIRCUIT STRUCTURE THEREOF |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-12T18%3A35%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PENG%20PO-HSIUNG&rft.date=2014-01-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2014029223A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |