MANAGING BUFFER MEMORY

A computing system comprises: one or more processors; and a memory system including one or more first level memories. Each first level memory is coupled to a corresponding one of the processors. Each processor is configured to execute instructions in an instruction set, at least some of the instruct...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: DENNIS JACK B
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A computing system comprises: one or more processors; and a memory system including one or more first level memories. Each first level memory is coupled to a corresponding one of the processors. Each processor is configured to execute instructions in an instruction set, at least some of the instructions in the instruction set accessing chunks of memory in the memory system. Each processor includes a plurality of storage locations, with at least some of the instructions each specifying a set of storage locations including: a first storage location in a first of the processors storing a unique identifier of a first chunk, and a second storage location in the first processor storing a reusable identifier of a storage area in the corresponding first level memory storing the first chunk.