AC COUPLED SINGLE-ENDED LVDS RECEIVING CIRCUIT COMPRISING LOW-PASS FILTER AND VOLTAGE REGULATOR

AC COUPLED SINGLE-ENDED LVDS RECEIVING CIRCUIT COMPRISING LOW-PASS FILTER AND VOLTAGE REGULATOR

A receiving circuit is provided that can accurately detect a clock signal that has a single phase and a small amplitude. A receiving circuit includes an AC coupled circuit 22 that creates an AC coupling between a first end and a second end, a low-pass filter circuit 23, 25 that produces a third sign...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: KANAMARU HIROKI
Format: Patent
Sprache:eng
Schlagworte:
CONTROLLING
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
PHYSICS
REGULATING
SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A receiving circuit is provided that can accurately detect a clock signal that has a single phase and a small amplitude. A receiving circuit includes an AC coupled circuit 22 that creates an AC coupling between a first end and a second end, a low-pass filter circuit 23, 25 that produces a third signal by applying a low-pass filtering on a second signal that is produced on the second end in response to a first signal that is applied to the first end, and a comparator 21 that inputs the second signal and the third signal.