METHODS OF MANUFACTURING LATERAL DIFFUSED MOS DEVICES WITH LAYOUT CONTROLLED BODY CURVATURE AND RELATED DEVICES

METHODS OF MANUFACTURING LATERAL DIFFUSED MOS DEVICES WITH LAYOUT CONTROLLED BODY CURVATURE AND RELATED DEVICES

The present invention discloses a method of manufacturing an N-type LDMOS device. The method comprises forming a gate above the semiconductor substrate; forming a body, comprising forming a Pwell apart from the gate and forming a Pbase partly in the Pwell, wherein the Pbase is wider and shallower th...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: JUNG JEESUNG
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator JUNG JEESUNG
description The present invention discloses a method of manufacturing an N-type LDMOS device. The method comprises forming a gate above the semiconductor substrate; forming a body, comprising forming a Pwell apart from the gate and forming a Pbase partly in the Pwell, wherein the Pbase is wider and shallower than the Pwell; and forming an N-type source and a drain contact region. Wherein the body curvature of the LDMOS device is controlled by adjusting the layout width of the Pwell.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2013040432A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2013040432A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2013040432A13</originalsourceid><addsrcrecordid>eNqNzL0KwjAUhuEuDqLewwFnoX83EJMTG0hzIDmpdCpF4iS2UO8fK-ju9C3P926zqUVuSAUgDa1wUQvJ0Rt3ASsYvbCgjNYxoIKWAijsjMQAV8PNKnqKDJIce7J2JWdSPcjoO7FGEIRT4PETUr_nPtvcx8eSDt_dZUeNLJtTmqchLfN4S8_0GmIo86LK67yuSlFU_6k3kno4hA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHODS OF MANUFACTURING LATERAL DIFFUSED MOS DEVICES WITH LAYOUT CONTROLLED BODY CURVATURE AND RELATED DEVICES</title><source>esp@cenet</source><creator>JUNG JEESUNG</creator><creatorcontrib>JUNG JEESUNG</creatorcontrib><description>The present invention discloses a method of manufacturing an N-type LDMOS device. The method comprises forming a gate above the semiconductor substrate; forming a body, comprising forming a Pwell apart from the gate and forming a Pbase partly in the Pwell, wherein the Pbase is wider and shallower than the Pwell; and forming an N-type source and a drain contact region. Wherein the body curvature of the LDMOS device is controlled by adjusting the layout width of the Pwell.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130214&amp;DB=EPODOC&amp;CC=US&amp;NR=2013040432A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20130214&amp;DB=EPODOC&amp;CC=US&amp;NR=2013040432A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>JUNG JEESUNG</creatorcontrib><title>METHODS OF MANUFACTURING LATERAL DIFFUSED MOS DEVICES WITH LAYOUT CONTROLLED BODY CURVATURE AND RELATED DEVICES</title><description>The present invention discloses a method of manufacturing an N-type LDMOS device. The method comprises forming a gate above the semiconductor substrate; forming a body, comprising forming a Pwell apart from the gate and forming a Pbase partly in the Pwell, wherein the Pbase is wider and shallower than the Pwell; and forming an N-type source and a drain contact region. Wherein the body curvature of the LDMOS device is controlled by adjusting the layout width of the Pwell.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNzL0KwjAUhuEuDqLewwFnoX83EJMTG0hzIDmpdCpF4iS2UO8fK-ju9C3P926zqUVuSAUgDa1wUQvJ0Rt3ASsYvbCgjNYxoIKWAijsjMQAV8PNKnqKDJIce7J2JWdSPcjoO7FGEIRT4PETUr_nPtvcx8eSDt_dZUeNLJtTmqchLfN4S8_0GmIo86LK67yuSlFU_6k3kno4hA</recordid><startdate>20130214</startdate><enddate>20130214</enddate><creator>JUNG JEESUNG</creator><scope>EVB</scope></search><sort><creationdate>20130214</creationdate><title>METHODS OF MANUFACTURING LATERAL DIFFUSED MOS DEVICES WITH LAYOUT CONTROLLED BODY CURVATURE AND RELATED DEVICES</title><author>JUNG JEESUNG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2013040432A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>JUNG JEESUNG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>JUNG JEESUNG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHODS OF MANUFACTURING LATERAL DIFFUSED MOS DEVICES WITH LAYOUT CONTROLLED BODY CURVATURE AND RELATED DEVICES</title><date>2013-02-14</date><risdate>2013</risdate><abstract>The present invention discloses a method of manufacturing an N-type LDMOS device. The method comprises forming a gate above the semiconductor substrate; forming a body, comprising forming a Pwell apart from the gate and forming a Pbase partly in the Pwell, wherein the Pbase is wider and shallower than the Pwell; and forming an N-type source and a drain contact region. Wherein the body curvature of the LDMOS device is controlled by adjusting the layout width of the Pwell.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2013040432A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title METHODS OF MANUFACTURING LATERAL DIFFUSED MOS DEVICES WITH LAYOUT CONTROLLED BODY CURVATURE AND RELATED DEVICES
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T21%3A41%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=JUNG%20JEESUNG&rft.date=2013-02-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2013040432A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true