METHOD AND SYSTEM FOR EFFICIENT EMULATION OF MULTIPROCESSOR ADDRESS TRANSLATION ON A MULTIPROCESSOR

METHOD AND SYSTEM FOR EFFICIENT EMULATION OF MULTIPROCESSOR ADDRESS TRANSLATION ON A MULTIPROCESSOR

A method (and structure) of mapping a memory addressing of a multiprocessing system when it is emulated using a virtual memory addressing of another multiprocessing system includes accessing a local lookaside table (LLT) on a target processor with a target virtual memory address. Whether there is a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: O'BRIEN JOHN KEVIN, PRENER DANIEL ARTHUR, ODEN PETER HOWLAND, NAIR RAVI, SATHAYE SUMEDA WASUDEO, ALTMAN ERIK RICHTER, O'BRIEN KATHRYN MARY
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator O'BRIEN JOHN KEVIN
PRENER DANIEL ARTHUR
ODEN PETER HOWLAND
NAIR RAVI
SATHAYE SUMEDA WASUDEO
ALTMAN ERIK RICHTER
O'BRIEN KATHRYN MARY
description A method (and structure) of mapping a memory addressing of a multiprocessing system when it is emulated using a virtual memory addressing of another multiprocessing system includes accessing a local lookaside table (LLT) on a target processor with a target virtual memory address. Whether there is a "miss" in the LLT is determined and, with the miss determined in the LLT, a lock for a global page table is obtained.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2011191095A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2011191095A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2011191095A13</originalsourceid><addsrcrecordid>eNqNyrEKwjAQgOEuDqK-w4Gz0CgOHY_kQgMmkdx16FRKiZNoob4_ZtDFyen_h29dTZ6kjQYwGOCehTzYmICsddpRECDfXVBcDBAtlBd3TVETc1FoTCoHkjDwVwXAH7etVrfxvuTdp5tqb0l0e8jzc8jLPE75kV9Dx8daKdWoujmjOv2n3iaSNbE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD AND SYSTEM FOR EFFICIENT EMULATION OF MULTIPROCESSOR ADDRESS TRANSLATION ON A MULTIPROCESSOR</title><source>esp@cenet</source><creator>O'BRIEN JOHN KEVIN ; PRENER DANIEL ARTHUR ; ODEN PETER HOWLAND ; NAIR RAVI ; SATHAYE SUMEDA WASUDEO ; ALTMAN ERIK RICHTER ; O'BRIEN KATHRYN MARY</creator><creatorcontrib>O'BRIEN JOHN KEVIN ; PRENER DANIEL ARTHUR ; ODEN PETER HOWLAND ; NAIR RAVI ; SATHAYE SUMEDA WASUDEO ; ALTMAN ERIK RICHTER ; O'BRIEN KATHRYN MARY</creatorcontrib><description>A method (and structure) of mapping a memory addressing of a multiprocessing system when it is emulated using a virtual memory addressing of another multiprocessing system includes accessing a local lookaside table (LLT) on a target processor with a target virtual memory address. Whether there is a "miss" in the LLT is determined and, with the miss determined in the LLT, a lock for a global page table is obtained.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20110804&amp;DB=EPODOC&amp;CC=US&amp;NR=2011191095A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20110804&amp;DB=EPODOC&amp;CC=US&amp;NR=2011191095A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>O'BRIEN JOHN KEVIN</creatorcontrib><creatorcontrib>PRENER DANIEL ARTHUR</creatorcontrib><creatorcontrib>ODEN PETER HOWLAND</creatorcontrib><creatorcontrib>NAIR RAVI</creatorcontrib><creatorcontrib>SATHAYE SUMEDA WASUDEO</creatorcontrib><creatorcontrib>ALTMAN ERIK RICHTER</creatorcontrib><creatorcontrib>O'BRIEN KATHRYN MARY</creatorcontrib><title>METHOD AND SYSTEM FOR EFFICIENT EMULATION OF MULTIPROCESSOR ADDRESS TRANSLATION ON A MULTIPROCESSOR</title><description>A method (and structure) of mapping a memory addressing of a multiprocessing system when it is emulated using a virtual memory addressing of another multiprocessing system includes accessing a local lookaside table (LLT) on a target processor with a target virtual memory address. Whether there is a "miss" in the LLT is determined and, with the miss determined in the LLT, a lock for a global page table is obtained.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQgOEuDqK-w4Gz0CgOHY_kQgMmkdx16FRKiZNoob4_ZtDFyen_h29dTZ6kjQYwGOCehTzYmICsddpRECDfXVBcDBAtlBd3TVETc1FoTCoHkjDwVwXAH7etVrfxvuTdp5tqb0l0e8jzc8jLPE75kV9Dx8daKdWoujmjOv2n3iaSNbE</recordid><startdate>20110804</startdate><enddate>20110804</enddate><creator>O'BRIEN JOHN KEVIN</creator><creator>PRENER DANIEL ARTHUR</creator><creator>ODEN PETER HOWLAND</creator><creator>NAIR RAVI</creator><creator>SATHAYE SUMEDA WASUDEO</creator><creator>ALTMAN ERIK RICHTER</creator><creator>O'BRIEN KATHRYN MARY</creator><scope>EVB</scope></search><sort><creationdate>20110804</creationdate><title>METHOD AND SYSTEM FOR EFFICIENT EMULATION OF MULTIPROCESSOR ADDRESS TRANSLATION ON A MULTIPROCESSOR</title><author>O'BRIEN JOHN KEVIN ; PRENER DANIEL ARTHUR ; ODEN PETER HOWLAND ; NAIR RAVI ; SATHAYE SUMEDA WASUDEO ; ALTMAN ERIK RICHTER ; O'BRIEN KATHRYN MARY</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2011191095A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>O'BRIEN JOHN KEVIN</creatorcontrib><creatorcontrib>PRENER DANIEL ARTHUR</creatorcontrib><creatorcontrib>ODEN PETER HOWLAND</creatorcontrib><creatorcontrib>NAIR RAVI</creatorcontrib><creatorcontrib>SATHAYE SUMEDA WASUDEO</creatorcontrib><creatorcontrib>ALTMAN ERIK RICHTER</creatorcontrib><creatorcontrib>O'BRIEN KATHRYN MARY</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>O'BRIEN JOHN KEVIN</au><au>PRENER DANIEL ARTHUR</au><au>ODEN PETER HOWLAND</au><au>NAIR RAVI</au><au>SATHAYE SUMEDA WASUDEO</au><au>ALTMAN ERIK RICHTER</au><au>O'BRIEN KATHRYN MARY</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD AND SYSTEM FOR EFFICIENT EMULATION OF MULTIPROCESSOR ADDRESS TRANSLATION ON A MULTIPROCESSOR</title><date>2011-08-04</date><risdate>2011</risdate><abstract>A method (and structure) of mapping a memory addressing of a multiprocessing system when it is emulated using a virtual memory addressing of another multiprocessing system includes accessing a local lookaside table (LLT) on a target processor with a target virtual memory address. Whether there is a "miss" in the LLT is determined and, with the miss determined in the LLT, a lock for a global page table is obtained.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2011191095A1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title METHOD AND SYSTEM FOR EFFICIENT EMULATION OF MULTIPROCESSOR ADDRESS TRANSLATION ON A MULTIPROCESSOR
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T23%3A32%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=O'BRIEN%20JOHN%20KEVIN&rft.date=2011-08-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2011191095A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true