ELECTRICAL CIRCUIT COMPRISING A DYNAMIC RANDOM ACCESS MEMORY (DRAM) WITH CONCURRENT REFRESH AND READ OR WRITE, AND METHOD TO PERFORM CONCURENT
Electrical circuit comprising: A Dynamic Random Access Memory comprising a plurality of memory cells; An associated device connected to said memory via a data bus; Memory cell refresh means, in which: A refresh access is employed to refresh stored data in a memory cell, with the aid of said refresh...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | Electrical circuit comprising: A Dynamic Random Access Memory comprising a plurality of memory cells; An associated device connected to said memory via a data bus; Memory cell refresh means, in which: A refresh access is employed to refresh stored data in a memory cell, with the aid of said refresh means; A data access is employed to exchange data between the associated device and a memory cell via said data bus, said data access comprising a read access or a write access, wherein: The circuit comprises conflict check means that, for a given memory cell, detect and communicate a conflict between a requested access of a first type to said cell, said first type being one of a data access and a refresh access, and an ongoing access of a second type to said cell, said second type being the other of a data access and a refresh access. |
---|