PACKAGED INTEGRATED CIRCUIT AND METHOD OF FORMING THEREOF
Disclosed is a packaged integrated circuit and a method of forming thereof. The packaged integrated circuit includes a substrate, a plurality of solder bumps, a semiconductor die and a plurality of copper bumps. The plurality of solder bumps are configured on the substrate. Each of the plurality of...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | RANGARAJ SUDARSHAN V GANESAN SANKA HE DONGMING AGRAHARAM SAIRAM HARRIES RICHARD J |
| description | Disclosed is a packaged integrated circuit and a method of forming thereof. The packaged integrated circuit includes a substrate, a plurality of solder bumps, a semiconductor die and a plurality of copper bumps. The plurality of solder bumps are configured on the substrate. Each of the plurality of solder bumps has a height of about 40 micrometers (mum) to about 65 mum. Further, the plurality of copper bumps are configured on the semiconductor die. Each of the plurality of copper bumps has a height of about 10 mum to about 25 mum. The semiconductor die is disposed above the substrate such that the plurality of copper bumps are coupled to the plurality of solder bumps, which in turn, couples the semiconductor die to the substrate. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2009065931A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2009065931A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2009065931A13</originalsourceid><addsrcrecordid>eNrjZLAMcHT2dnR3dVHw9AtxdQ9yDAEynT2DnEM9QxQc_VwUfF1DPPxdFPzdFNz8g3w9_dwVQjxcg1z93XgYWNMSc4pTeaE0N4Oym2uIs4duakF-fGpxQWJyal5qSXxosJGBgaWBmamlsaGjoTFxqgANCyls</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PACKAGED INTEGRATED CIRCUIT AND METHOD OF FORMING THEREOF</title><source>esp@cenet</source><creator>RANGARAJ SUDARSHAN V ; GANESAN SANKA ; HE DONGMING ; AGRAHARAM SAIRAM ; HARRIES RICHARD J</creator><creatorcontrib>RANGARAJ SUDARSHAN V ; GANESAN SANKA ; HE DONGMING ; AGRAHARAM SAIRAM ; HARRIES RICHARD J</creatorcontrib><description>Disclosed is a packaged integrated circuit and a method of forming thereof. The packaged integrated circuit includes a substrate, a plurality of solder bumps, a semiconductor die and a plurality of copper bumps. The plurality of solder bumps are configured on the substrate. Each of the plurality of solder bumps has a height of about 40 micrometers (mum) to about 65 mum. Further, the plurality of copper bumps are configured on the semiconductor die. Each of the plurality of copper bumps has a height of about 10 mum to about 25 mum. The semiconductor die is disposed above the substrate such that the plurality of copper bumps are coupled to the plurality of solder bumps, which in turn, couples the semiconductor die to the substrate.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090312&DB=EPODOC&CC=US&NR=2009065931A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090312&DB=EPODOC&CC=US&NR=2009065931A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>RANGARAJ SUDARSHAN V</creatorcontrib><creatorcontrib>GANESAN SANKA</creatorcontrib><creatorcontrib>HE DONGMING</creatorcontrib><creatorcontrib>AGRAHARAM SAIRAM</creatorcontrib><creatorcontrib>HARRIES RICHARD J</creatorcontrib><title>PACKAGED INTEGRATED CIRCUIT AND METHOD OF FORMING THEREOF</title><description>Disclosed is a packaged integrated circuit and a method of forming thereof. The packaged integrated circuit includes a substrate, a plurality of solder bumps, a semiconductor die and a plurality of copper bumps. The plurality of solder bumps are configured on the substrate. Each of the plurality of solder bumps has a height of about 40 micrometers (mum) to about 65 mum. Further, the plurality of copper bumps are configured on the semiconductor die. Each of the plurality of copper bumps has a height of about 10 mum to about 25 mum. The semiconductor die is disposed above the substrate such that the plurality of copper bumps are coupled to the plurality of solder bumps, which in turn, couples the semiconductor die to the substrate.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAMcHT2dnR3dVHw9AtxdQ9yDAEynT2DnEM9QxQc_VwUfF1DPPxdFPzdFNz8g3w9_dwVQjxcg1z93XgYWNMSc4pTeaE0N4Oym2uIs4duakF-fGpxQWJyal5qSXxosJGBgaWBmamlsaGjoTFxqgANCyls</recordid><startdate>20090312</startdate><enddate>20090312</enddate><creator>RANGARAJ SUDARSHAN V</creator><creator>GANESAN SANKA</creator><creator>HE DONGMING</creator><creator>AGRAHARAM SAIRAM</creator><creator>HARRIES RICHARD J</creator><scope>EVB</scope></search><sort><creationdate>20090312</creationdate><title>PACKAGED INTEGRATED CIRCUIT AND METHOD OF FORMING THEREOF</title><author>RANGARAJ SUDARSHAN V ; GANESAN SANKA ; HE DONGMING ; AGRAHARAM SAIRAM ; HARRIES RICHARD J</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2009065931A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>RANGARAJ SUDARSHAN V</creatorcontrib><creatorcontrib>GANESAN SANKA</creatorcontrib><creatorcontrib>HE DONGMING</creatorcontrib><creatorcontrib>AGRAHARAM SAIRAM</creatorcontrib><creatorcontrib>HARRIES RICHARD J</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>RANGARAJ SUDARSHAN V</au><au>GANESAN SANKA</au><au>HE DONGMING</au><au>AGRAHARAM SAIRAM</au><au>HARRIES RICHARD J</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PACKAGED INTEGRATED CIRCUIT AND METHOD OF FORMING THEREOF</title><date>2009-03-12</date><risdate>2009</risdate><abstract>Disclosed is a packaged integrated circuit and a method of forming thereof. The packaged integrated circuit includes a substrate, a plurality of solder bumps, a semiconductor die and a plurality of copper bumps. The plurality of solder bumps are configured on the substrate. Each of the plurality of solder bumps has a height of about 40 micrometers (mum) to about 65 mum. Further, the plurality of copper bumps are configured on the semiconductor die. Each of the plurality of copper bumps has a height of about 10 mum to about 25 mum. The semiconductor die is disposed above the substrate such that the plurality of copper bumps are coupled to the plurality of solder bumps, which in turn, couples the semiconductor die to the substrate.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2009065931A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | PACKAGED INTEGRATED CIRCUIT AND METHOD OF FORMING THEREOF |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-16T05%3A06%3A17IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=RANGARAJ%20SUDARSHAN%20V&rft.date=2009-03-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2009065931A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |