Semiconductor memory device and defect remedying method thereof
A semiconductor memory device formed on a semiconductor chip includes first memory arrays, a plurality of second memory arrays, a first voltage generator, and first bonding pads. The semiconductor chip is divided into first, second and third rectangle regions and the third rectangle region is arrang...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , , , , , , , , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | TAKANO MITSUHIRO KUMATA ATSUSHI MIYAMOTO EIJI YAMAZAKI TAKASHI OSHIMA KAZUYOSHI UDO SHINJI YOSHIOKA HIROSHI KASAMA YASUHIRO MIYAZAWA KAZUYUKI MIYATAKE SINICHI HORI RYOICHI SAKAI YUJI ENDO AKIRA HORIGUCHI MASASHI KAJIGAYA KAZUHIKO SAITO HIROKAZU TSUNOZAKI MANABU MORINO MAKOTO IKENAGA SHINICHI MATSUMOTO TETSUROU YAMAGUCHI YASUNORI ETOH JUN SAWADA JIRO |
| description | A semiconductor memory device formed on a semiconductor chip includes first memory arrays, a plurality of second memory arrays, a first voltage generator, and first bonding pads. The semiconductor chip is divided into first, second and third rectangle regions and the third rectangle region is arranged between the first rectangle region and the second rectangle region. The first memory arrays are formed in the first rectangle region. The second memory arrays are formed in the second rectangle region. The voltage generator and first bonding pads are arranged in the third rectangle region. The first bonding pads are arranged between the first rectangle region and the voltage generator and no bonding pads are arranged between the voltage generator and the second memory arrays. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2008205111A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2008205111A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2008205111A13</originalsourceid><addsrcrecordid>eNrjZLAPTs3NTM7PSylNLskvUshNzc0vqlRISS3LTE5VSMxLATLTUpNLFIpSc1NTKjPz0oFKSjLyUxRKMlKLUvPTeBhY0xJzilN5oTQ3g7Kba4izh25qQX58anFBYnJqXmpJfGiwkYGBhZGBqaGhoaOhMXGqAIEpMho</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor memory device and defect remedying method thereof</title><source>esp@cenet</source><creator>TAKANO MITSUHIRO ; KUMATA ATSUSHI ; MIYAMOTO EIJI ; YAMAZAKI TAKASHI ; OSHIMA KAZUYOSHI ; UDO SHINJI ; YOSHIOKA HIROSHI ; KASAMA YASUHIRO ; MIYAZAWA KAZUYUKI ; MIYATAKE SINICHI ; HORI RYOICHI ; SAKAI YUJI ; ENDO AKIRA ; HORIGUCHI MASASHI ; KAJIGAYA KAZUHIKO ; SAITO HIROKAZU ; TSUNOZAKI MANABU ; MORINO MAKOTO ; IKENAGA SHINICHI ; MATSUMOTO TETSUROU ; YAMAGUCHI YASUNORI ; ETOH JUN ; SAWADA JIRO</creator><creatorcontrib>TAKANO MITSUHIRO ; KUMATA ATSUSHI ; MIYAMOTO EIJI ; YAMAZAKI TAKASHI ; OSHIMA KAZUYOSHI ; UDO SHINJI ; YOSHIOKA HIROSHI ; KASAMA YASUHIRO ; MIYAZAWA KAZUYUKI ; MIYATAKE SINICHI ; HORI RYOICHI ; SAKAI YUJI ; ENDO AKIRA ; HORIGUCHI MASASHI ; KAJIGAYA KAZUHIKO ; SAITO HIROKAZU ; TSUNOZAKI MANABU ; MORINO MAKOTO ; IKENAGA SHINICHI ; MATSUMOTO TETSUROU ; YAMAGUCHI YASUNORI ; ETOH JUN ; SAWADA JIRO</creatorcontrib><description>A semiconductor memory device formed on a semiconductor chip includes first memory arrays, a plurality of second memory arrays, a first voltage generator, and first bonding pads. The semiconductor chip is divided into first, second and third rectangle regions and the third rectangle region is arranged between the first rectangle region and the second rectangle region. The first memory arrays are formed in the first rectangle region. The second memory arrays are formed in the second rectangle region. The voltage generator and first bonding pads are arranged in the third rectangle region. The first bonding pads are arranged between the first rectangle region and the voltage generator and no bonding pads are arranged between the voltage generator and the second memory arrays.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; SEMICONDUCTOR DEVICES ; STATIC STORES</subject><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20080828&DB=EPODOC&CC=US&NR=2008205111A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20080828&DB=EPODOC&CC=US&NR=2008205111A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TAKANO MITSUHIRO</creatorcontrib><creatorcontrib>KUMATA ATSUSHI</creatorcontrib><creatorcontrib>MIYAMOTO EIJI</creatorcontrib><creatorcontrib>YAMAZAKI TAKASHI</creatorcontrib><creatorcontrib>OSHIMA KAZUYOSHI</creatorcontrib><creatorcontrib>UDO SHINJI</creatorcontrib><creatorcontrib>YOSHIOKA HIROSHI</creatorcontrib><creatorcontrib>KASAMA YASUHIRO</creatorcontrib><creatorcontrib>MIYAZAWA KAZUYUKI</creatorcontrib><creatorcontrib>MIYATAKE SINICHI</creatorcontrib><creatorcontrib>HORI RYOICHI</creatorcontrib><creatorcontrib>SAKAI YUJI</creatorcontrib><creatorcontrib>ENDO AKIRA</creatorcontrib><creatorcontrib>HORIGUCHI MASASHI</creatorcontrib><creatorcontrib>KAJIGAYA KAZUHIKO</creatorcontrib><creatorcontrib>SAITO HIROKAZU</creatorcontrib><creatorcontrib>TSUNOZAKI MANABU</creatorcontrib><creatorcontrib>MORINO MAKOTO</creatorcontrib><creatorcontrib>IKENAGA SHINICHI</creatorcontrib><creatorcontrib>MATSUMOTO TETSUROU</creatorcontrib><creatorcontrib>YAMAGUCHI YASUNORI</creatorcontrib><creatorcontrib>ETOH JUN</creatorcontrib><creatorcontrib>SAWADA JIRO</creatorcontrib><title>Semiconductor memory device and defect remedying method thereof</title><description>A semiconductor memory device formed on a semiconductor chip includes first memory arrays, a plurality of second memory arrays, a first voltage generator, and first bonding pads. The semiconductor chip is divided into first, second and third rectangle regions and the third rectangle region is arranged between the first rectangle region and the second rectangle region. The first memory arrays are formed in the first rectangle region. The second memory arrays are formed in the second rectangle region. The voltage generator and first bonding pads are arranged in the third rectangle region. The first bonding pads are arranged between the first rectangle region and the voltage generator and no bonding pads are arranged between the voltage generator and the second memory arrays.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAPTs3NTM7PSylNLskvUshNzc0vqlRISS3LTE5VSMxLATLTUpNLFIpSc1NTKjPz0oFKSjLyUxRKMlKLUvPTeBhY0xJzilN5oTQ3g7Kba4izh25qQX58anFBYnJqXmpJfGiwkYGBhZGBqaGhoaOhMXGqAIEpMho</recordid><startdate>20080828</startdate><enddate>20080828</enddate><creator>TAKANO MITSUHIRO</creator><creator>KUMATA ATSUSHI</creator><creator>MIYAMOTO EIJI</creator><creator>YAMAZAKI TAKASHI</creator><creator>OSHIMA KAZUYOSHI</creator><creator>UDO SHINJI</creator><creator>YOSHIOKA HIROSHI</creator><creator>KASAMA YASUHIRO</creator><creator>MIYAZAWA KAZUYUKI</creator><creator>MIYATAKE SINICHI</creator><creator>HORI RYOICHI</creator><creator>SAKAI YUJI</creator><creator>ENDO AKIRA</creator><creator>HORIGUCHI MASASHI</creator><creator>KAJIGAYA KAZUHIKO</creator><creator>SAITO HIROKAZU</creator><creator>TSUNOZAKI MANABU</creator><creator>MORINO MAKOTO</creator><creator>IKENAGA SHINICHI</creator><creator>MATSUMOTO TETSUROU</creator><creator>YAMAGUCHI YASUNORI</creator><creator>ETOH JUN</creator><creator>SAWADA JIRO</creator><scope>EVB</scope></search><sort><creationdate>20080828</creationdate><title>Semiconductor memory device and defect remedying method thereof</title><author>TAKANO MITSUHIRO ; KUMATA ATSUSHI ; MIYAMOTO EIJI ; YAMAZAKI TAKASHI ; OSHIMA KAZUYOSHI ; UDO SHINJI ; YOSHIOKA HIROSHI ; KASAMA YASUHIRO ; MIYAZAWA KAZUYUKI ; MIYATAKE SINICHI ; HORI RYOICHI ; SAKAI YUJI ; ENDO AKIRA ; HORIGUCHI MASASHI ; KAJIGAYA KAZUHIKO ; SAITO HIROKAZU ; TSUNOZAKI MANABU ; MORINO MAKOTO ; IKENAGA SHINICHI ; MATSUMOTO TETSUROU ; YAMAGUCHI YASUNORI ; ETOH JUN ; SAWADA JIRO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2008205111A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>TAKANO MITSUHIRO</creatorcontrib><creatorcontrib>KUMATA ATSUSHI</creatorcontrib><creatorcontrib>MIYAMOTO EIJI</creatorcontrib><creatorcontrib>YAMAZAKI TAKASHI</creatorcontrib><creatorcontrib>OSHIMA KAZUYOSHI</creatorcontrib><creatorcontrib>UDO SHINJI</creatorcontrib><creatorcontrib>YOSHIOKA HIROSHI</creatorcontrib><creatorcontrib>KASAMA YASUHIRO</creatorcontrib><creatorcontrib>MIYAZAWA KAZUYUKI</creatorcontrib><creatorcontrib>MIYATAKE SINICHI</creatorcontrib><creatorcontrib>HORI RYOICHI</creatorcontrib><creatorcontrib>SAKAI YUJI</creatorcontrib><creatorcontrib>ENDO AKIRA</creatorcontrib><creatorcontrib>HORIGUCHI MASASHI</creatorcontrib><creatorcontrib>KAJIGAYA KAZUHIKO</creatorcontrib><creatorcontrib>SAITO HIROKAZU</creatorcontrib><creatorcontrib>TSUNOZAKI MANABU</creatorcontrib><creatorcontrib>MORINO MAKOTO</creatorcontrib><creatorcontrib>IKENAGA SHINICHI</creatorcontrib><creatorcontrib>MATSUMOTO TETSUROU</creatorcontrib><creatorcontrib>YAMAGUCHI YASUNORI</creatorcontrib><creatorcontrib>ETOH JUN</creatorcontrib><creatorcontrib>SAWADA JIRO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TAKANO MITSUHIRO</au><au>KUMATA ATSUSHI</au><au>MIYAMOTO EIJI</au><au>YAMAZAKI TAKASHI</au><au>OSHIMA KAZUYOSHI</au><au>UDO SHINJI</au><au>YOSHIOKA HIROSHI</au><au>KASAMA YASUHIRO</au><au>MIYAZAWA KAZUYUKI</au><au>MIYATAKE SINICHI</au><au>HORI RYOICHI</au><au>SAKAI YUJI</au><au>ENDO AKIRA</au><au>HORIGUCHI MASASHI</au><au>KAJIGAYA KAZUHIKO</au><au>SAITO HIROKAZU</au><au>TSUNOZAKI MANABU</au><au>MORINO MAKOTO</au><au>IKENAGA SHINICHI</au><au>MATSUMOTO TETSUROU</au><au>YAMAGUCHI YASUNORI</au><au>ETOH JUN</au><au>SAWADA JIRO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor memory device and defect remedying method thereof</title><date>2008-08-28</date><risdate>2008</risdate><abstract>A semiconductor memory device formed on a semiconductor chip includes first memory arrays, a plurality of second memory arrays, a first voltage generator, and first bonding pads. The semiconductor chip is divided into first, second and third rectangle regions and the third rectangle region is arranged between the first rectangle region and the second rectangle region. The first memory arrays are formed in the first rectangle region. The second memory arrays are formed in the second rectangle region. The voltage generator and first bonding pads are arranged in the third rectangle region. The first bonding pads are arranged between the first rectangle region and the voltage generator and no bonding pads are arranged between the voltage generator and the second memory arrays.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2008205111A1 |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY INFORMATION STORAGE PHYSICS SEMICONDUCTOR DEVICES STATIC STORES |
| title | Semiconductor memory device and defect remedying method thereof |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T09%3A34%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TAKANO%20MITSUHIRO&rft.date=2008-08-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2008205111A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |