METHOD OF FORMING A SHALLOW TRENCH ISOLATION STRUCTURE WITH REDUCED LEAKAGE CURRENT IN A SEMICONDUCTOR DEVICE

METHOD OF FORMING A SHALLOW TRENCH ISOLATION STRUCTURE WITH REDUCED LEAKAGE CURRENT IN A SEMICONDUCTOR DEVICE

A method for fabricating a shallow trench isolation structure for a subthreshold kink-free semiconductor memory device includes the steps of forming a nitride-oxide-nitride-oxide stack on top of a semiconductor substrate, etching shallow trenches in selected areas and filling them with an insulating...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: BARRY TIMOTHY M
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator BARRY TIMOTHY M
description A method for fabricating a shallow trench isolation structure for a subthreshold kink-free semiconductor memory device includes the steps of forming a nitride-oxide-nitride-oxide stack on top of a semiconductor substrate, etching shallow trenches in selected areas and filling them with an insulating material so that it is level with the top nitride layer, removing the top nitride layer, depositing a protective material on top of a first device area, removing the top oxide layer in a second device area, removing the protective material, removing the bottom nitride layer in the second device area, performing an oxide etch to the whole device to remove the top oxide layer in the first device area and the bottom oxide layer in the second device area, removing the bottom nitride layer and the bottom oxide layer in the first device area.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2007235836A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2007235836A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2007235836A13</originalsourceid><addsrcrecordid>eNqNjMsKwjAQAHvxIOo_LHgWaovWa0i2TTDNQrKxx1IknnwU6v9jBT_A01xmZpk9WmRNCqiGmnxrXAMCghbWUgfs0UkNJpAVbMhBYB8lR4_QGdbgUUWJCiyKs2gQZPRzwWDcd4KtkeRmg8mDwouRuM4Wt-E-pc2Pq2xbI0u9S-OrT9M4XNMzvfsYijyvivJwKo9iX_5nfQADxzfm</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD OF FORMING A SHALLOW TRENCH ISOLATION STRUCTURE WITH REDUCED LEAKAGE CURRENT IN A SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>BARRY TIMOTHY M</creator><creatorcontrib>BARRY TIMOTHY M</creatorcontrib><description>A method for fabricating a shallow trench isolation structure for a subthreshold kink-free semiconductor memory device includes the steps of forming a nitride-oxide-nitride-oxide stack on top of a semiconductor substrate, etching shallow trenches in selected areas and filling them with an insulating material so that it is level with the top nitride layer, removing the top nitride layer, depositing a protective material on top of a first device area, removing the top oxide layer in a second device area, removing the protective material, removing the bottom nitride layer in the second device area, performing an oxide etch to the whole device to remove the top oxide layer in the first device area and the bottom oxide layer in the second device area, removing the bottom nitride layer and the bottom oxide layer in the first device area.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2007</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20071011&amp;DB=EPODOC&amp;CC=US&amp;NR=2007235836A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20071011&amp;DB=EPODOC&amp;CC=US&amp;NR=2007235836A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BARRY TIMOTHY M</creatorcontrib><title>METHOD OF FORMING A SHALLOW TRENCH ISOLATION STRUCTURE WITH REDUCED LEAKAGE CURRENT IN A SEMICONDUCTOR DEVICE</title><description>A method for fabricating a shallow trench isolation structure for a subthreshold kink-free semiconductor memory device includes the steps of forming a nitride-oxide-nitride-oxide stack on top of a semiconductor substrate, etching shallow trenches in selected areas and filling them with an insulating material so that it is level with the top nitride layer, removing the top nitride layer, depositing a protective material on top of a first device area, removing the top oxide layer in a second device area, removing the protective material, removing the bottom nitride layer in the second device area, performing an oxide etch to the whole device to remove the top oxide layer in the first device area and the bottom oxide layer in the second device area, removing the bottom nitride layer and the bottom oxide layer in the first device area.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2007</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjMsKwjAQAHvxIOo_LHgWaovWa0i2TTDNQrKxx1IknnwU6v9jBT_A01xmZpk9WmRNCqiGmnxrXAMCghbWUgfs0UkNJpAVbMhBYB8lR4_QGdbgUUWJCiyKs2gQZPRzwWDcd4KtkeRmg8mDwouRuM4Wt-E-pc2Pq2xbI0u9S-OrT9M4XNMzvfsYijyvivJwKo9iX_5nfQADxzfm</recordid><startdate>20071011</startdate><enddate>20071011</enddate><creator>BARRY TIMOTHY M</creator><scope>EVB</scope></search><sort><creationdate>20071011</creationdate><title>METHOD OF FORMING A SHALLOW TRENCH ISOLATION STRUCTURE WITH REDUCED LEAKAGE CURRENT IN A SEMICONDUCTOR DEVICE</title><author>BARRY TIMOTHY M</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2007235836A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2007</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>BARRY TIMOTHY M</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BARRY TIMOTHY M</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD OF FORMING A SHALLOW TRENCH ISOLATION STRUCTURE WITH REDUCED LEAKAGE CURRENT IN A SEMICONDUCTOR DEVICE</title><date>2007-10-11</date><risdate>2007</risdate><abstract>A method for fabricating a shallow trench isolation structure for a subthreshold kink-free semiconductor memory device includes the steps of forming a nitride-oxide-nitride-oxide stack on top of a semiconductor substrate, etching shallow trenches in selected areas and filling them with an insulating material so that it is level with the top nitride layer, removing the top nitride layer, depositing a protective material on top of a first device area, removing the top oxide layer in a second device area, removing the protective material, removing the bottom nitride layer in the second device area, performing an oxide etch to the whole device to remove the top oxide layer in the first device area and the bottom oxide layer in the second device area, removing the bottom nitride layer and the bottom oxide layer in the first device area.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2007235836A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title METHOD OF FORMING A SHALLOW TRENCH ISOLATION STRUCTURE WITH REDUCED LEAKAGE CURRENT IN A SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-13T21%3A17%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BARRY%20TIMOTHY%20M&rft.date=2007-10-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2007235836A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true