Motor driving circuit

In a motor driving circuit in which a first NMOS and a second NMOS coupled in series to the final output stage to drive a motor are driven and a common node of the source of the first NMOS and the drain of the second NMOS serves as the final output, the motor driving circuit comprises: a first PMOS...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	JAMI NAOYA
Format:	Patent
Sprache:	eng
Schlagworte:	APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS BASIC ELECTRONIC CIRCUITRY CONTROL OR REGULATION THEREOF CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ELECTRICITY GENERATION PULSE TECHNIQUE
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	In a motor driving circuit in which a first NMOS and a second NMOS coupled in series to the final output stage to drive a motor are driven and a common node of the source of the first NMOS and the drain of the second NMOS serves as the final output, the motor driving circuit comprises: a first PMOS and a third NMOS having a common node of drains thereof coupled to the gate of the first NMOS; a second PMOS and a fourth NMOS having a common node of drains thereof coupled to the gate of the third NMOS; one or more PMOSs having drains coupled to the gate of the third NMOS which are turned on to charge the gate capacity of the third NMOS when the final output is low and a returned off when gate capacity of the third NMOS is charged; and one or more NMOSs having drains coupled to the gate of the third NMOS which are turned on to discharge the gate capacity of the third NMOS when the final output is high and are turned off when the gate capacity of the third NMOS is discharged and is characterized in that the gate of the first NMOS is coupled to the final output through a clamp circuit and the source of the third NMOS and the gate of the third NMOS through a clamp circuit are coupled to the final output.