Arrangement of input/output pads on an integrated circuit

Arrangement of input/output pads on an integrated circuit

Input/output pads are arranged on an integrated circuit. Input/output pads are placed around a perimeter of core circuitry. Each input/output pad has an input/output pad bond opening with a height in a direction perpendicular to the perimeter of the core circuitry and with a width in a direction par...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: BRUCH THOMAS P
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator BRUCH THOMAS P
description Input/output pads are arranged on an integrated circuit. Input/output pads are placed around a perimeter of core circuitry. Each input/output pad has an input/output pad bond opening with a height in a direction perpendicular to the perimeter of the core circuitry and with a width in a direction parallel to the perimeter of the core circuit. A first group of the input/output pad bond openings is placed at a first distance from the core circuitry. Height for the input/output pad bond openings within the first group is greater than width for the input/output pad bond openings within the first group. A second group of the input/output pad bond openings is placed at a second distance from the core circuitry. Height for the input/output pad bond openings within the second group is less than width for the input/output pad bond openings within the second group.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2006131726A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2006131726A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2006131726A13</originalsourceid><addsrcrecordid>eNrjZLB0LCpKzEtPzU3NK1HIT1PIzCsoLdHPLy0BUgoFiSnFCvl5Col5QPGS1PSixJLUFIXkzKLk0swSHgbWtMSc4lReKM3NoOzmGuLsoZtakB-fWlyQmJyal1oSHxpsZGBgZmhsaG5k5mhoTJwqAAlwL7M</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Arrangement of input/output pads on an integrated circuit</title><source>esp@cenet</source><creator>BRUCH THOMAS P</creator><creatorcontrib>BRUCH THOMAS P</creatorcontrib><description>Input/output pads are arranged on an integrated circuit. Input/output pads are placed around a perimeter of core circuitry. Each input/output pad has an input/output pad bond opening with a height in a direction perpendicular to the perimeter of the core circuitry and with a width in a direction parallel to the perimeter of the core circuit. A first group of the input/output pad bond openings is placed at a first distance from the core circuitry. Height for the input/output pad bond openings within the first group is greater than width for the input/output pad bond openings within the first group. A second group of the input/output pad bond openings is placed at a second distance from the core circuitry. Height for the input/output pad bond openings within the second group is less than width for the input/output pad bond openings within the second group.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060622&amp;DB=EPODOC&amp;CC=US&amp;NR=2006131726A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060622&amp;DB=EPODOC&amp;CC=US&amp;NR=2006131726A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BRUCH THOMAS P</creatorcontrib><title>Arrangement of input/output pads on an integrated circuit</title><description>Input/output pads are arranged on an integrated circuit. Input/output pads are placed around a perimeter of core circuitry. Each input/output pad has an input/output pad bond opening with a height in a direction perpendicular to the perimeter of the core circuitry and with a width in a direction parallel to the perimeter of the core circuit. A first group of the input/output pad bond openings is placed at a first distance from the core circuitry. Height for the input/output pad bond openings within the first group is greater than width for the input/output pad bond openings within the first group. A second group of the input/output pad bond openings is placed at a second distance from the core circuitry. Height for the input/output pad bond openings within the second group is less than width for the input/output pad bond openings within the second group.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLB0LCpKzEtPzU3NK1HIT1PIzCsoLdHPLy0BUgoFiSnFCvl5Col5QPGS1PSixJLUFIXkzKLk0swSHgbWtMSc4lReKM3NoOzmGuLsoZtakB-fWlyQmJyal1oSHxpsZGBgZmhsaG5k5mhoTJwqAAlwL7M</recordid><startdate>20060622</startdate><enddate>20060622</enddate><creator>BRUCH THOMAS P</creator><scope>EVB</scope></search><sort><creationdate>20060622</creationdate><title>Arrangement of input/output pads on an integrated circuit</title><author>BRUCH THOMAS P</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2006131726A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>BRUCH THOMAS P</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BRUCH THOMAS P</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Arrangement of input/output pads on an integrated circuit</title><date>2006-06-22</date><risdate>2006</risdate><abstract>Input/output pads are arranged on an integrated circuit. Input/output pads are placed around a perimeter of core circuitry. Each input/output pad has an input/output pad bond opening with a height in a direction perpendicular to the perimeter of the core circuitry and with a width in a direction parallel to the perimeter of the core circuit. A first group of the input/output pad bond openings is placed at a first distance from the core circuitry. Height for the input/output pad bond openings within the first group is greater than width for the input/output pad bond openings within the first group. A second group of the input/output pad bond openings is placed at a second distance from the core circuitry. Height for the input/output pad bond openings within the second group is less than width for the input/output pad bond openings within the second group.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2006131726A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Arrangement of input/output pads on an integrated circuit
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T09%3A49%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BRUCH%20THOMAS%20P&rft.date=2006-06-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2006131726A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true