Method for designing semiconductor intgrated circuit and system for designing the same

A total random number sequence generator generates a total random number sequence of an entire circuit, as fabrication variation. A signal path random number sequence extracting section extracts, from the total random number sequence, a signal path random number sequence for a partial circuit obtain...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: YONEZAWA HIROKAZU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YONEZAWA HIROKAZU
description A total random number sequence generator generates a total random number sequence of an entire circuit, as fabrication variation. A signal path random number sequence extracting section extracts, from the total random number sequence, a signal path random number sequence for a partial circuit obtained by dividing the entire circuit. A circuit simulating section executes Monte Carlo analysis using the signal path random number sequence for each partial circuit, thereby obtaining a desired circuit characteristic distribution. In this manner, correlation is maintained between divided circuit characteristic distributions and, in addition, the obtained circuit characteristic distribution is used for clock skew distribution calculation and others. Moreover, the circuit scale of a target of circuit simulation is reduced.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2006107244A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2006107244A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2006107244A13</originalsourceid><addsrcrecordid>eNqNiz0LwjAQQLM4iPofDpyFtBY7iyguTn6sJSTX9MBcSu46-O91cHJyevB4b24eF9QhB-hzgYBCkYkjCCbymcPk9eOJNRanGMBT8RMpOA4gL1FMP6MOCOISLs2sd0_B1ZcLsz4db4fzBsfcoYzOI6N292tt7a6ybd00-2r7X_UGQE861w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for designing semiconductor intgrated circuit and system for designing the same</title><source>esp@cenet</source><creator>YONEZAWA HIROKAZU</creator><creatorcontrib>YONEZAWA HIROKAZU</creatorcontrib><description>A total random number sequence generator generates a total random number sequence of an entire circuit, as fabrication variation. A signal path random number sequence extracting section extracts, from the total random number sequence, a signal path random number sequence for a partial circuit obtained by dividing the entire circuit. A circuit simulating section executes Monte Carlo analysis using the signal path random number sequence for each partial circuit, thereby obtaining a desired circuit characteristic distribution. In this manner, correlation is maintained between divided circuit characteristic distributions and, in addition, the obtained circuit characteristic distribution is used for clock skew distribution calculation and others. Moreover, the circuit scale of a target of circuit simulation is reduced.</description><language>eng</language><subject>ANALOGUE COMPUTERS ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060518&amp;DB=EPODOC&amp;CC=US&amp;NR=2006107244A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060518&amp;DB=EPODOC&amp;CC=US&amp;NR=2006107244A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YONEZAWA HIROKAZU</creatorcontrib><title>Method for designing semiconductor intgrated circuit and system for designing the same</title><description>A total random number sequence generator generates a total random number sequence of an entire circuit, as fabrication variation. A signal path random number sequence extracting section extracts, from the total random number sequence, a signal path random number sequence for a partial circuit obtained by dividing the entire circuit. A circuit simulating section executes Monte Carlo analysis using the signal path random number sequence for each partial circuit, thereby obtaining a desired circuit characteristic distribution. In this manner, correlation is maintained between divided circuit characteristic distributions and, in addition, the obtained circuit characteristic distribution is used for clock skew distribution calculation and others. Moreover, the circuit scale of a target of circuit simulation is reduced.</description><subject>ANALOGUE COMPUTERS</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNiz0LwjAQQLM4iPofDpyFtBY7iyguTn6sJSTX9MBcSu46-O91cHJyevB4b24eF9QhB-hzgYBCkYkjCCbymcPk9eOJNRanGMBT8RMpOA4gL1FMP6MOCOISLs2sd0_B1ZcLsz4db4fzBsfcoYzOI6N292tt7a6ybd00-2r7X_UGQE861w</recordid><startdate>20060518</startdate><enddate>20060518</enddate><creator>YONEZAWA HIROKAZU</creator><scope>EVB</scope></search><sort><creationdate>20060518</creationdate><title>Method for designing semiconductor intgrated circuit and system for designing the same</title><author>YONEZAWA HIROKAZU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2006107244A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>ANALOGUE COMPUTERS</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>YONEZAWA HIROKAZU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YONEZAWA HIROKAZU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for designing semiconductor intgrated circuit and system for designing the same</title><date>2006-05-18</date><risdate>2006</risdate><abstract>A total random number sequence generator generates a total random number sequence of an entire circuit, as fabrication variation. A signal path random number sequence extracting section extracts, from the total random number sequence, a signal path random number sequence for a partial circuit obtained by dividing the entire circuit. A circuit simulating section executes Monte Carlo analysis using the signal path random number sequence for each partial circuit, thereby obtaining a desired circuit characteristic distribution. In this manner, correlation is maintained between divided circuit characteristic distributions and, in addition, the obtained circuit characteristic distribution is used for clock skew distribution calculation and others. Moreover, the circuit scale of a target of circuit simulation is reduced.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2006107244A1
source esp@cenet
subjects ANALOGUE COMPUTERS
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Method for designing semiconductor intgrated circuit and system for designing the same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T21%3A29%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YONEZAWA%20HIROKAZU&rft.date=2006-05-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2006107244A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true