Address generator for detecting and correcting read/write buffer overflow and underflow
An address generator comprises a read address register, a write address register, at least one counter for incrementing the registers after each output of a read address or write address, and an occupancy register. The address generator increments the occupancy register each time a write address is...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Zusammenfassung: | An address generator comprises a read address register, a write address register, at least one counter for incrementing the registers after each output of a read address or write address, and an occupancy register. The address generator increments the occupancy register each time a write address is outputted, and decrements the occupancy register each time a read address is output. |
|---|