Method for forming gate electrode of MOS type transistor

A method for forming a gate electrode for a MOS type transistor including formation of an insulating layer on a portion of a semiconductor substrate is not used for the gate electrode. A spacer is formed on the sides of the insulating layer and a gate oxide and gate electrode layers are stacked on t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: YANG KUK-SEUNG
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A method for forming a gate electrode for a MOS type transistor including formation of an insulating layer on a portion of a semiconductor substrate is not used for the gate electrode. A spacer is formed on the sides of the insulating layer and a gate oxide and gate electrode layers are stacked on the portion of the semiconductor substrate that is used for forming the gate. Source/drain regions are formed by implanting ions after removing the insulating layer. A plug poly is formed in the opening portion left by the removal of the insulating layer. The spacer is then removed to allow LDD ion implantation true openings left by removal of the spacer. Prior to the LDD ion implantation, however, rapid thermal annealing is performed to activate the source/drain regions and the gate electrode, thereby effecting formation of a short effective channel of the gate, which is advantageous in high density integrated circuits.