Liquid crystal display apparatus capable of reducing flicker

A liquid crystal display apparatus includes a TFT substrate including first and second gate bus lines, source bus lines, and pixels and a liquid crystal layer. The pixel includes a pixel electrode, a common electrode, an auxiliary electrode, and first to third TFTs. The gates of the first and second...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	Tominaga, Masakatsu
Format:	Patent
Sprache:	eng
Schlagworte:	ADVERTISING ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION BASIC ELECTRIC ELEMENTS CRYPTOGRAPHY DEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH ISMODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THEDEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY,COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g.SWITCHING, GATING, MODULATING OR DEMODULATING DISPLAY EDUCATION ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY FREQUENCY-CHANGING NON-LINEAR OPTICS OPTICAL ANALOGUE/DIGITAL CONVERTERS OPTICAL LOGIC ELEMENTS OPTICS PHYSICS SEALS SEMICONDUCTOR DEVICES TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	A liquid crystal display apparatus includes a TFT substrate including first and second gate bus lines, source bus lines, and pixels and a liquid crystal layer. The pixel includes a pixel electrode, a common electrode, an auxiliary electrode, and first to third TFTs. The gates of the first and second TFTs are connected to one of the first and second gate bus lines, and the drains are connected to the pixel electrode and the auxiliary electrode, respectively. The gate of the third TFT is connected to the other of the first and second gate bus lines, and the source and drain of the third TFT are connected to the pixel electrode and the auxiliary electrode, respectively. Gate signals are applied to the first and second gate bus lines so that the TFTs connected to the first and second gate bus lines are turned on at different points in time.