Communicating faults to an isolated safety region of a system on a chip

In various examples, an integrated circuit includes first and second portions. The first portion includes a timer that starts when the first portion transmits at least one error signal to the second portion. The timer may reset when data corresponding to at least one fault has been cleared from the...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	J V, Avinash, Gondkar, Shraddha Manohar, Mandapati, Sowmya Satya Venkata Naga Siva Sai Bindu, Krishnani, Padam Patt
Format:	Patent
Sprache:	eng
Schlagworte:	ARRANGEMENTS, SYSTEMS OR APPARATUS FOR CHECKING NOT PROVIDEDFOR ELSEWHERE CALCULATING CHECKING-DEVICES COMPUTING CONJOINT CONTROL OF VEHICLE SUB-UNITS OF DIFFERENT TYPE ORDIFFERENT FUNCTION CONTROL SYSTEMS SPECIALLY ADAPTED FOR HYBRID VEHICLES COUNTING ELECTRIC DIGITAL DATA PROCESSING GENERATING RANDOM NUMBERS PERFORMING OPERATIONS PHYSICS REGISTERING OR INDICATING THE WORKING OF MACHINES ROAD VEHICLE DRIVE CONTROL SYSTEMS FOR PURPOSES NOT RELATED TOTHE CONTROL OF A PARTICULAR SUB-UNIT TIME OR ATTENDANCE REGISTERS TRANSPORTING VEHICLES IN GENERAL VOTING OR LOTTERY APPARATUS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	In various examples, an integrated circuit includes first and second portions. The first portion includes a timer that starts when the first portion transmits at least one error signal to the second portion. The timer may reset when data corresponding to at least one fault has been cleared from the first portion. The first portion transmits a timeout error signal when the timer indicates at least a predetermined amount of time has elapsed. The second portion receives the at least one error signal and the timeout error signal when the timeout error signal has been sent. The second portion may notify an external system after the timeout error signal is received.