Fan out structure for light-emitting diode (LED) device and lighting system

Systems are described. A system includes a silicon backplane having a top surface, a bottom surface, and side surfaces and a substrate surrounding the side surfaces of the silicon backplane. The substrate has a top surface, a bottom surface and side surfaces. At least one bond pad is provided on the...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Bonne, Ronald Johannes, Vaidyanathan, Anantharaman, Banna, Srini, Hin, Tze Yang
Format:	Patent
Sprache:	eng
Schlagworte:	BASIC ELECTRIC ELEMENTS BLASTING ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY FUNCTIONAL FEATURES OR DETAILS OF LIGHTING DEVICES OR SYSTEMSTHEREOF HEATING INDEXING SCHEME ASSOCIATED WITH SUBCLASSES F21K, F21L, F21Sand F21V, RELATING TO THEFORM OR THE KIND OF THE LIGHT SOURCES OR OF THE COLOUR OF THELIGHT EMITTED LIGHTING MECHANICAL ENGINEERING NON-PORTABLE LIGHTING DEVICES SEMICONDUCTOR DEVICES STRUCTURAL COMBINATIONS OF LIGHTING DEVICES WITH OTHERARTICLES, NOT OTHERWISE PROVIDED FOR SYSTEMS THEREOF VEHICLE LIGHTING DEVICES SPECIALLY ADAPTED FOR VEHICLEEXTERIORS WEAPONS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	Systems are described. A system includes a silicon backplane having a top surface, a bottom surface, and side surfaces and a substrate surrounding the side surfaces of the silicon backplane. The substrate has a top surface, a bottom surface and side surfaces. At least one bond pad is provided on the bottom surface of the substrate. A metal layer is provided on the bottom surface of the substrate and the bottom surface of the silicon backplane and has a first portion electrically and thermally coupled to the bottom surface of the silicon backplane in a central region and second portions that extend between a perimeter region of the silicon backplane and the at least one bond pad. An array of metal connectors is provided on the top surface of the silicon backplane.