Semiconductor memory device including page buffers
A semiconductor memory device includes a latch defined on a circuit chip; and a bit line select transistor defined in a first memory chip stacked in the circuit chip and a second memory chip stacked on the first memory chip. The bit line select transistors exchange data with the latch.
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A semiconductor memory device includes a latch defined on a circuit chip; and a bit line select transistor defined in a first memory chip stacked in the circuit chip and a second memory chip stacked on the first memory chip. The bit line select transistors exchange data with the latch. |
---|