Processor having a plurality of cores and a controller that switches power states based on cores state
An apparatus includes a control unit that switches a power state between first and second power states, the first power state being a state where one of a plurality of cores is usable and the other cores are unusable, the second power state being a state where the plurality of cores is unusable. Bas...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Zusammenfassung: | An apparatus includes a control unit that switches a power state between first and second power states, the first power state being a state where one of a plurality of cores is usable and the other cores are unusable, the second power state being a state where the plurality of cores is unusable. Based on reception of the predetermined signal in a case where the apparatus is in the second power state, the control unit causes the apparatus to transition from the second power state to the first power state, and under a first condition to be met after the transition to the first power state in a case where the apparatus is in the first power state, the control unit causes the apparatus to transition from the first power state to the second power state. |
|---|