Memory device performing data comparison write and memory system including the same

A memory device includes a memory cell array including a plurality of memory cells and a control logic to control a write operation on the memory cell array. When operating in a first data comparison write (DCW) mode, data is written to first memory cells in which data values are changed, in a first...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	Oh, Eun Chu
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING INFORMATION STORAGE PHYSICS STATIC STORES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	Oh, Eun Chu
description	A memory device includes a memory cell array including a plurality of memory cells and a control logic to control a write operation on the memory cell array. When operating in a first data comparison write (DCW) mode, data is written to first memory cells in which data values are changed, in a first region, data is written to second memory cells in which data values are not changed, and, in a second region, data write is skipped for second memory cells in which data values are not changed.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10872665B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10872665B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10872665B23</originalsourceid><addsrcrecordid>eNqNyzEKwkAQRuE0FqLeYTyAoBGjtaLYWEXrMOz-iQuZ3WVnVXJ7ET2A1WveNy7qCySkgSyezoAiUhuSON-R5cxkgkROToOnV3IZxN6SfIkOmiHkvOkf9iPyHaQsmBajlnvF7NdJMT8dr4fzAjE00MgGHrm51avlbltW1WZfrv953pciOQs</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Memory device performing data comparison write and memory system including the same</title><source>esp@cenet</source><creator>Oh, Eun Chu</creator><creatorcontrib>Oh, Eun Chu</creatorcontrib><description>A memory device includes a memory cell array including a plurality of memory cells and a control logic to control a write operation on the memory cell array. When operating in a first data comparison write (DCW) mode, data is written to first memory cells in which data values are changed, in a first region, data is written to second memory cells in which data values are not changed, and, in a second region, data write is skipped for second memory cells in which data values are not changed.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201222&DB=EPODOC&CC=US&NR=10872665B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20201222&DB=EPODOC&CC=US&NR=10872665B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Oh, Eun Chu</creatorcontrib><title>Memory device performing data comparison write and memory system including the same</title><description>A memory device includes a memory cell array including a plurality of memory cells and a control logic to control a write operation on the memory cell array. When operating in a first data comparison write (DCW) mode, data is written to first memory cells in which data values are changed, in a first region, data is written to second memory cells in which data values are not changed, and, in a second region, data write is skipped for second memory cells in which data values are not changed.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyzEKwkAQRuE0FqLeYTyAoBGjtaLYWEXrMOz-iQuZ3WVnVXJ7ET2A1WveNy7qCySkgSyezoAiUhuSON-R5cxkgkROToOnV3IZxN6SfIkOmiHkvOkf9iPyHaQsmBajlnvF7NdJMT8dr4fzAjE00MgGHrm51avlbltW1WZfrv953pciOQs</recordid><startdate>20201222</startdate><enddate>20201222</enddate><creator>Oh, Eun Chu</creator><scope>EVB</scope></search><sort><creationdate>20201222</creationdate><title>Memory device performing data comparison write and memory system including the same</title><author>Oh, Eun Chu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10872665B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Oh, Eun Chu</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Oh, Eun Chu</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Memory device performing data comparison write and memory system including the same</title><date>2020-12-22</date><risdate>2020</risdate><abstract>A memory device includes a memory cell array including a plurality of memory cells and a control logic to control a write operation on the memory cell array. When operating in a first data comparison write (DCW) mode, data is written to first memory cells in which data values are changed, in a first region, data is written to second memory cells in which data values are not changed, and, in a second region, data write is skipped for second memory cells in which data values are not changed.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US10872665B2
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING INFORMATION STORAGE PHYSICS STATIC STORES
title	Memory device performing data comparison write and memory system including the same
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T21%3A03%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Oh,%20Eun%20Chu&rft.date=2020-12-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10872665B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true