Input/output terminal characteristic calibration circuit and semiconductor apparatus including the same

Input/output terminal characteristic calibration circuit and semiconductor apparatus including the same

An input/output terminal characteristic calibration circuit may include a plurality of input/output terminals a subset of which is configured to partially and selectively receive a characteristic calibration signal according to an external input, such that characteristics of the input/output termina...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Park, Nak Kyu
Format: Patent
Sprache:eng
Schlagworte:
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Park, Nak Kyu
description An input/output terminal characteristic calibration circuit may include a plurality of input/output terminals a subset of which is configured to partially and selectively receive a characteristic calibration signal according to an external input, such that characteristics of the input/output terminals corresponding to the characteristic calibration signal are calibrated. The input/output terminal characteristic calibration circuit may also include a characteristic calibration signal generation circuit coupled to the plurality of input/output terminals in common through a test signal line, and configured to provide the characteristic calibration signal to the plurality of input/output terminals in common through the test signal line.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US10622086B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US10622086B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US10622086B23</originalsourceid><addsrcrecordid>eNqNizEOwjAMALswIOAP5gGIUqSKGQSCGZgr47qtpcSJEuf_dOABTKeT7pbV-NBYbB-KzQDj5EXRAU2YkGaVbEJA6OST0CQokCQqYoDaQ2YvFLQvZCEBxjhfVjKIkiu96Ag2MWT0vK4WA7rMmx9X1fZ2fV3uO46h4xyRWNm69_NQt01Tn9pzc_yn-QKGdEFr</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Input/output terminal characteristic calibration circuit and semiconductor apparatus including the same</title><source>esp@cenet</source><creator>Park, Nak Kyu</creator><creatorcontrib>Park, Nak Kyu</creatorcontrib><description>An input/output terminal characteristic calibration circuit may include a plurality of input/output terminals a subset of which is configured to partially and selectively receive a characteristic calibration signal according to an external input, such that characteristics of the input/output terminals corresponding to the characteristic calibration signal are calibrated. The input/output terminal characteristic calibration circuit may also include a characteristic calibration signal generation circuit coupled to the plurality of input/output terminals in common through a test signal line, and configured to provide the characteristic calibration signal to the plurality of input/output terminals in common through the test signal line.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2020</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200414&amp;DB=EPODOC&amp;CC=US&amp;NR=10622086B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20200414&amp;DB=EPODOC&amp;CC=US&amp;NR=10622086B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Park, Nak Kyu</creatorcontrib><title>Input/output terminal characteristic calibration circuit and semiconductor apparatus including the same</title><description>An input/output terminal characteristic calibration circuit may include a plurality of input/output terminals a subset of which is configured to partially and selectively receive a characteristic calibration signal according to an external input, such that characteristics of the input/output terminals corresponding to the characteristic calibration signal are calibrated. The input/output terminal characteristic calibration circuit may also include a characteristic calibration signal generation circuit coupled to the plurality of input/output terminals in common through a test signal line, and configured to provide the characteristic calibration signal to the plurality of input/output terminals in common through the test signal line.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2020</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNizEOwjAMALswIOAP5gGIUqSKGQSCGZgr47qtpcSJEuf_dOABTKeT7pbV-NBYbB-KzQDj5EXRAU2YkGaVbEJA6OST0CQokCQqYoDaQ2YvFLQvZCEBxjhfVjKIkiu96Ag2MWT0vK4WA7rMmx9X1fZ2fV3uO46h4xyRWNm69_NQt01Tn9pzc_yn-QKGdEFr</recordid><startdate>20200414</startdate><enddate>20200414</enddate><creator>Park, Nak Kyu</creator><scope>EVB</scope></search><sort><creationdate>20200414</creationdate><title>Input/output terminal characteristic calibration circuit and semiconductor apparatus including the same</title><author>Park, Nak Kyu</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US10622086B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2020</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Park, Nak Kyu</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Park, Nak Kyu</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Input/output terminal characteristic calibration circuit and semiconductor apparatus including the same</title><date>2020-04-14</date><risdate>2020</risdate><abstract>An input/output terminal characteristic calibration circuit may include a plurality of input/output terminals a subset of which is configured to partially and selectively receive a characteristic calibration signal according to an external input, such that characteristics of the input/output terminals corresponding to the characteristic calibration signal are calibrated. The input/output terminal characteristic calibration circuit may also include a characteristic calibration signal generation circuit coupled to the plurality of input/output terminals in common through a test signal line, and configured to provide the characteristic calibration signal to the plurality of input/output terminals in common through the test signal line.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US10622086B2
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title Input/output terminal characteristic calibration circuit and semiconductor apparatus including the same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T13%3A19%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Park,%20Nak%20Kyu&rft.date=2020-04-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS10622086B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true