Process for making semiconductor dies, chips, and wafers using in-line measurements obtained from DOEs of NCEM-enabled fill cells

Improved processes for manufacturing wafers, chips, or dies utilize in-line data obtained from non-contact electrical measurements ("NCEM") of fill cells that contain structures configured target/expose a variety of open-circuit, short-circuit, leakage, or excessive resistance failure mode...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Vallishayee, Rakesh, Lee, Sherry, Liao, Marci, Weiland, Larg, Strojwas, Marcin, Ciplickas, Dennis, Michaels, Kimon, Rovner, Vyacheslav, Strojwas, Andrzej, Hess, Christopher, Matsuhashi, Hideki, Lam, Stephen, Fiscus, Timothy, Cheng, Jeremy, Comensoli, Simone, Brozek, Tomasz, Doong, Kelvin, Taylor, Carl, De, Indranil, Haigh, Jonathan, Kibarian, John, Rauscher, Markus, Yokoyama, Nobuharu, O'Sullivan, Conor, Eisenmann, Hans, Lin, Sheng-Che
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Improved processes for manufacturing wafers, chips, or dies utilize in-line data obtained from non-contact electrical measurements ("NCEM") of fill cells that contain structures configured target/expose a variety of open-circuit, short-circuit, leakage, or excessive resistance failure modes. Such processes may involve evaluating Designs of Experiments ("DOEs"), comprised of multiple NCEM-enabled fill cells, in at least two variants, all targeted to the same failure mode(s).